US4309716A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bipolar dynamic memory cell
Assignee: International Business Machines Corp
•
Filing: 1979-10-22
•
Granted: 1982-01-05
•
Expires: 1999-10-22
Abstract
Abstract This describes a novel bipolar dynamic cell array with increased dielectric node capacitance and a method of making it. In the described cell a PNP transistor drives an NPN transistor so that information is stored at the base node capacitance of the PNP transistor. By using the PNP transistor as a read transistor and the NPN as a write transistor, the cell, when made in integrated form, utilizes the cell isolation capacitance to enhance the stored information without increasing the parasitic capacitances in the cell. This cell isolation capacitance can be enhanced by trenching between each cell in the array, oxidizing the trench walls and backfilling the trench with semiconductor material thereby obtaining greater contrast between 0 and 1 signals. This cell is especially useful in memory arrays.
Inventors
- 👤 Badih El-Kareh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 19:26
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/403; G11C11/404; H; H10; H10B; H10B12/00; H10B12/10; H10D; H10D84/00; H10D84/60; H10D84/65; H10W; H10W10/00; H10W10/01; H10W10/041; H10W10/40; H10W20/00; H10W20/01; H10W20/021; Y; Y10; Y10S; Y10S148/00; Y10S148/014; Y10S148/05; Y10S148/085
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
185 words
A semiconductor array having enhanced capacitance comprising: a body of semiconductor material of a first conductivity type having a surface, a plurality of isolated mesas of a second conductivity type material on said surface, each of said mesas having substantially vertical side walls extending from said surface, each of said mesas forming a rectifying junction with said body, a circumferential coating of insulating material having a thickness of less than 500 angstroms on each of the side walls of each of said mesas, and a plurality of orthognal, substantially vertical ridges of conductive material extending from and in good electrical contact with said surface, between and surrounding said mesas and contacting said insulating material, each of said mesas including a transistor formed therein, and each of said mesas forming the first plate of a capacitor coupled to the transistor therein, said body and said conductive ridges surrounding said mesas forming the second plate of said capacitor and the rectifying junction between the mesas and the body and said circumferential coating of said insulating material isolating said first plate from said second plate of said capacitor.
Claim 2
Dependent Claim
185 words
A semiconductor array having enhanced capacitance comprising: a body of semiconductor material of a first conductivity type having a surface, a plurality of isolated mesas of a second conductivity type material on said surface, each of said mesas having substantially vertical side walls extending from said surface, each of said mesas forming a rectifying junction with said body, a circumferential coating of insulating material having a thickness of less than 500 angstroms on each of the side walls of each of said mesas, and a plurality of orthognal, substantially vertical ridges of conductive material extending from and in good electrical contact with said surface, between and surrounding said mesas and contacting said insulating material, each of said mesas including a transistor formed therein, and each of said mesas forming the first plate of a capacitor coupled to the transistor therein, said body and said conductive ridges surrounding said mesas forming the second plate of said capacitor and the rectifying junction between the mesas and the body and said circumferential coating of said insulating material isolating said first plate from said second plate of said capacitor.
Claim 3
Dependent Claim
18 words
The array of claim 1 wherein said semiconductor material comprises silicon and said insulating material comprises silicon dioxide.
Claim 4
Dependent Claim
111 words
The array of claim 1 wherein each of said mesas comprises first, second, third and fourth regions, said first and third regions being of said first conductivity type and separated by said second region, said second and fourth regions being of said second conductivity type, said fourth region being isolated from said first and second regions by said third region, said first, second and third regions forming the emitter, base, and collector of a first transistor, said second, third, and fourth regions forming the collector, base and emitter of a second transistor, said first and second transistors being complementary transistors, and said insulating material is in contact with said second region.
References Cited (Backward Citations)
US3423255A
Cited
US3729719A
Cited
US3861968A
Cited
US3938176A
Cited
US3998673A
Cited
US3982266A
Cited
US4084174A
Cited
US4190466A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-01-04 | 1985-07-06 | 1986-01-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-01-04 | 1989-07-06 | 1990-01-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-01-04 | 1993-07-06 | 1994-01-05 | $7700.00 | Window Closed / Lapsed |