US4437022A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Monolithically integrated push-pull driver
Assignee: International Business Machines Corp
•
Filing: 1981-12-31
•
Granted: 1984-03-13
•
Expires: 2001-12-31
Abstract
Abstract Push-pull driver with reduced noise generation resulting from driver switching. A further transistor is arranged between the driver output transistor (which becomes conductive at the low output level) and the chip ground line. Its base is connected to a reference voltage source the other pole of which is connected to the ground plane of the circuit card to which the corresponding semiconductor chip is attached. If a noise voltage is generated on the chip ground line, the emitter potential of the further transistor is pulled up. As its base potential is maintained at a fixed value by the applied reference potential, this transistor becomes less conductive. As a result, the rate of current change in the output stage is reduced. The slowed down current rise, leads to a reduced noise voltage developing on the common chip ground line. According to another embodiment of the invention the output transistor and said further transistor are combined to form one transistor whose base is maintained at a fixed voltage by means of two series-connected Schottky diodes.
Inventors
- 👤 Eddehard F. Miersch
- 👤 Kurt Pollmann
- 👤 Helmut Schettler
- 👤 Rainer Zuhlke
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 13:32
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/16; H03K5/00; H03K5/01; H03K5/02
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
216 words
Integrated push-pull driver circuit having a reduced noise voltage including an output stage connected between a first and second chip voltage supply line and a third voltage supply line provided on an integration package level higher than the level of the chip comprising the driver circuit, said third voltage supply line carrying substantially the same potential as said second chip voltage line, said output stage comprising: a first transistor the collector-emitter path being connected between said first voltage supply line and an output terminal; a second transistor the collector-emitter path being connected in series with the collector-emitter path of the first transistor with the collector of the second transistor being connected to the output terminal; means for forming from an input signal corresponding true and inverted signals and applying them to the bases of said first and second transistors, respectively; a third transistor the collector-emitter path being connected between the emitter of the second transistor and the second voltage supply line; and means connected between the base of the third transistor and said third voltage supply line establishing a reference potential at said base and reducing the rate of current change through the second transistor when said second transistor is turned on; whereby a reduced noise voltage is generated on the second chip voltage supply line.
Claim 2
Dependent Claim
216 words
Integrated push-pull driver circuit having a reduced noise voltage including an output stage connected between a first and second chip voltage supply line and a third voltage supply line provided on an integration package level higher than the level of the chip comprising the driver circuit, said third voltage supply line carrying substantially the same potential as said second chip voltage line, said output stage comprising: a first transistor the collector-emitter path being connected between said first voltage supply line and an output terminal; a second transistor the collector-emitter path being connected in series with the collector-emitter path of the first transistor with the collector of the second transistor being connected to the output terminal; means for forming from an input signal corresponding true and inverted signals and applying them to the bases of said first and second transistors, respectively; a third transistor the collector-emitter path being connected between the emitter of the second transistor and the second voltage supply line; and means connected between the base of the third transistor and said third voltage supply line establishing a reference potential at said base and reducing the rate of current change through the second transistor when said second transistor is turned on; whereby a reduced noise voltage is generated on the second chip voltage supply line.
Claim 3
Dependent Claim
207 words
Integrated push-pull driver circuit having a reduced noise voltage including an output stage connected between a first and second chip voltage supply line and a third voltage supply line provided on an integration package of the chip comprising the push pull driver circuit, said third voltage supply line being at substantially the same potential as said second chip voltage supply line, said output stage comprising: a first transistor the collector-emitter path being connected between said first voltage supply line and an output terminal; a second transistor the collector-emitter path being connected in series with the collector-emitter path of the first transistor with the collector of the second transistor being connected to the output terminal and the emitter of the second transistor connected to the second voltage supply line; and means for forming from an input signal corresponding true and inverted signals and applying them to the bases of said first and second transistors, respectively; control means connected between the base of the second transistor and the third voltage supply line establishing a reference potential at said base and reducing the rate of current change through the second transistor when said second transistor is turned-on; whereby a reduced noise voltage is generated on said second voltage supply line.
Claim 4
Dependent Claim
207 words
Integrated push-pull driver circuit having a reduced noise voltage including an output stage connected between a first and second chip voltage supply line and a third voltage supply line provided on an integration package of the chip comprising the push pull driver circuit, said third voltage supply line being at substantially the same potential as said second chip voltage supply line, said output stage comprising: a first transistor the collector-emitter path being connected between said first voltage supply line and an output terminal; a second transistor the collector-emitter path being connected in series with the collector-emitter path of the first transistor with the collector of the second transistor being connected to the output terminal and the emitter of the second transistor connected to the second voltage supply line; and means for forming from an input signal corresponding true and inverted signals and applying them to the bases of said first and second transistors, respectively; control means connected between the base of the second transistor and the third voltage supply line establishing a reference potential at said base and reducing the rate of current change through the second transistor when said second transistor is turned-on; whereby a reduced noise voltage is generated on said second voltage supply line.
Claim 5
Dependent Claim
35 words
The driver circuit as defined in claim 2 wherein said means for establishing a reference potential comprises Schottky diodes coupled in series between the base of the second transistor and the third voltage supply line.
Claim 6
Dependent Claim
21 words
The driver circuit as defined in claim 1 or 2 wherein the second and third voltage supply lines are ground lines.
Claim 7
Dependent Claim
29 words
The driver circuit as defined in claims 1, 3 or 2 wherein said reference potential is chosen to counteract a rise in the current flowing through the second transistor.
Claim 8
Dependent Claim
36 words
The driver circuit as defined in claims 1, 3, 4 or 2 wherein said second voltage supply line is a commonly shared ground line for a plurality of driver circuits integrated in that particular semiconductor chip.
References Cited (Backward Citations)
US3473047A
Cited
US3602735A
Cited
US4092551A
Cited
US4037115A
Cited
US4286227A
Cited
US4274014A
Cited
US4306159A
Cited
US4330723A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-03-13 | 1987-09-12 | 1988-03-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-03-13 | 1991-09-12 | 1992-03-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-03-13 | 1995-09-12 | 1996-03-13 | $7700.00 | Window Closed / Lapsed |