US4345320A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit for a time-piece
Assignee: ETA SA Manufacture Horlogere Suisse
•
Filing: 1980-03-31
•
Granted: 1982-08-17
•
Expires: 2000-03-31
Abstract
Abstract An integrated circuit for a time-piece including an oscillator, a frequency divider, an electronic circuit for effecting at least one auxiliary function depending on information delivered to the inputs thereof, a circuit for controlling a display and a circuit for setting the time. The integrated circuit is provided with a first group of terminals for enabling connection of the integrated circuit with external components such as a piezo-electric resonator, the display, and the time-setting circuit.
Inventors
- 👤 Jean-Claude Berney
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 06:09
CPC Classifications
G; G04; G04G; G04G3/00; G04G3/02; G04G3/022
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
180 words
An integrated circuit for a timepiece having means responsive to control signals for displaying time data, a power source, and manually actuated time setting elements for producing time setting signals, the integrated circuit comprising: a first group of terminals including first terminals connecting the displaying means with the integrated circuit, and second terminals connecting the power source and the time setting elements with the integrated circuit; means for producing a time base signal; means responsive to said time base signal and to the time setting signals for producing the controls signals, the control signals being applied to said first terminals; means connected to selected ones of said first terminals and to selected ones of said second terminals for storing a data signal in response to a first predetermined combination of voltages applied simultaneously to said selected first terminals and to said selected second terminals, said data signal being determined by the control signals present at said selected first terminals; and means connected to said storing means for performing an auxiliary function of the timepiece in response to said data signal.
Claim 2
Dependent Claim
180 words
An integrated circuit for a timepiece having means responsive to control signals for displaying time data, a power source, and manually actuated time setting elements for producing time setting signals, the integrated circuit comprising: a first group of terminals including first terminals connecting the displaying means with the integrated circuit, and second terminals connecting the power source and the time setting elements with the integrated circuit; means for producing a time base signal; means responsive to said time base signal and to the time setting signals for producing the controls signals, the control signals being applied to said first terminals; means connected to selected ones of said first terminals and to selected ones of said second terminals for storing a data signal in response to a first predetermined combination of voltages applied simultaneously to said selected first terminals and to said selected second terminals, said data signal being determined by the control signals present at said selected first terminals; and means connected to said storing means for performing an auxiliary function of the timepiece in response to said data signal.
Claim 3
Dependent Claim
55 words
An integrated circuit according to claim 1, further comprising a second group of terminals connected to said storing means, said storing means being responsive to a second predetermined combination of voltages applied simultaneously to said selected first terminals, to said selected second terminals and to said second group of terminals for storing said data signal.
Claim 4
Dependent Claim
43 words
An integrated circuit according to claim 2, further comprising means for applying sequential signals to said selected second terminals, said data signal of said storing means being determined by the control signals present at said selected first terminals and by said sequential signals.
References Cited (Backward Citations)
US3812669A
Cited
US3895486A
Cited
US3712995A
Cited
US3916612A
Cited
US3945194A
Cited
US4254494A
Cited
US4092820A
Cited
US4055945A
Cited
US4093873A
Cited
US4199726A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-08-16 | 1986-02-15 | 1986-08-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-08-16 | 1990-02-15 | 1990-08-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-08-16 | 1994-02-15 | 1994-08-17 | $7700.00 | Window Closed / Lapsed |