← Back to Patent Explorer
US3916612A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic timepiece

Assignee: Citizen Watch Co Ltd
•
Filing: 1973-09-26
•
Granted: 1975-11-04
•
Expires: 1993-09-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract To facilitate acceleration or deceleration of the stepping rate of a clockwork motor responding to pulses from a frequency divider connected to a crystal-controlled oscillator, an Exclusive-OR gate is inserted between the oscillator and the divider and has another input connected to several stage outputs of the divider by way of a branched feedback circuit. The divider and its feedback circuit form a time-delay loop whose delay time corresponds to a small fraction of a cycle of the oscillator frequency whereby the pulse rates from the oscillator and from the feedback circuit are invariably added in the input of the divider. Logic gates in the several branches of the feedback circuit have inputs connected to selectively energizable terminals for enabling optional blocking and unblocking of certain branches to vary the pulse rate in the divider output.

Inventors

  • 👤 Shigeru Morokawa
  • 👤 Yukio Hashimoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 08:19
CPC Classifications
G; G04; G04G; G04G3/00; G04G3/02; G04G3/022; G04F; G04F5/00; G04F5/04; G04F5/06; H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/662

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 135 words
An electronic timepiece comprising: a source of electrical pulses having a constant elevated frequency; a multistage binary frequency divider for producing lowerfrequency pulse trains at a plurality of stage outputs thereof; pulse-responsive means connected to at least one of said stage outputs for stepping by the pulse train thereof; an anticoincidence gate inserted between said source and said frequency divider having a first and a second input, said first input being connected to said source; time-indicating means connected to said pulse-responsive means; feedback means having branches coupling said second input to certain of said stage outputs for logically combining said lower-frequency pulse trains thereof with said electrical pulses; and circuit-breaking means in said feedback means for optionally open-circuiting and short-circuiting selected branches of said feedback means to vary the stepping rate of said pulseresponsive means.
Claim 2
Dependent Claim 135 words
An electronic timepiece comprising: a source of electrical pulses having a constant elevated frequency; a multistage binary frequency divider for producing lowerfrequency pulse trains at a plurality of stage outputs thereof; pulse-responsive means connected to at least one of said stage outputs for stepping by the pulse train thereof; an anticoincidence gate inserted between said source and said frequency divider having a first and a second input, said first input being connected to said source; time-indicating means connected to said pulse-responsive means; feedback means having branches coupling said second input to certain of said stage outputs for logically combining said lower-frequency pulse trains thereof with said electrical pulses; and circuit-breaking means in said feedback means for optionally open-circuiting and short-circuiting selected branches of said feedback means to vary the stepping rate of said pulseresponsive means.
Claim 3
Dependent Claim 34 words
A timepiece as defined in claim 1 wherein said frequency divider and said feedback means form a time-delay loop with a delay time equal to a fraction of a pulse cycle of said source.
Claim 4
Dependent Claim 15 words
A timepiece as defined in claim 1 wherein said anticoincidence gate is an Exclusive-OR gate.
Claim 5
Dependent Claim 15 words
A timepiece as defined in claim 1 wherein said circuit-breaking means comprises a mechanical switch.
Claim 6
Dependent Claim 47 words
A timepiece as defined in claim 1 wherein said circuit-breaking means comprises a set of logic gates in said branches having first inputs connected to selectively energizable terminals, second inputs connected to said certain stage outputs, and outputs coupled to said second input of said anticoincidence gate.
Claim 7
Dependent Claim 29 words
A timepiece as defined in claim 5 wherein the connections between said terminals and the said first inputs of said logic gates include a multiplicity of individually severable leads.
Claim 8
Dependent Claim 17 words
A timepiece as defined in claim 6 wherein said leads are a set of ctenoid metallic tongues.

References Cited (Backward Citations)

US3530663A Cited
US3540207A Cited
US3668859A Cited
US3798428A Cited
US3756014A Cited
US3777471A Cited
US3789599A Cited
US3786625A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-11-03 1979-05-05 1979-11-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-11-03 1983-05-05 1983-11-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-11-03 1987-05-05 1987-11-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag