Patent US4330846A successfully refreshed from Google Patents.
US4330846A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital time base correction
Assignee: Eastman Kodak Co
•
Filing: 1980-06-16
•
Granted: 1982-05-18
•
Expires: 2000-06-16
Abstract
Abstract The present invention provides apparatus for adjusting the time base of a signal that is read out from an addressable memory device. In accordance with a disclosed embodiment, coarse time base adjustment is provided by controlling the address count produced by a readout counter, while the phase of the counter clocking signal is adjusted to provide fine time base adjustment.
Inventors
- 👤 Joseph H. Colles
- 👤 James A. Bixby
- 👤 Gary A. Labeau
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 18:40
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/20; G11C; G11C5/00; G11C5/06; G11C5/063
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
196 words
Apparatus for use in applying time base correction to an information signal that is stored in an addressable memory device, said apparatus including means for measuring a time base correction factor corresponding to the time disparity between said information signal and a time reference, said apparatus further comprising: (a) means for producing a clocking signal; (b) an address count generator that produces an address count for use in reading out the information signal from the addressable memory device, said address count being incrementable according to a predetermined sequence in response to the clocking signal; (c) means for setting the starting address count of said address count generator based on the time base correction factor; and (d) means for adjusting the phase of the clocking signal in response to the time base correction factor, thereby beginning readout of the information signal from the addressable memory device at a time determined by the time base correction factor that is accurate to within a fraction of a cycle of the clocking signal, said starting address setting means including means for loading a starting count into said binary counter, the starting count being determined by the time base correction factor.
Claim 2
Dependent Claim
196 words
Apparatus for use in applying time base correction to an information signal that is stored in an addressable memory device, said apparatus including means for measuring a time base correction factor corresponding to the time disparity between said information signal and a time reference, said apparatus further comprising: (a) means for producing a clocking signal; (b) an address count generator that produces an address count for use in reading out the information signal from the addressable memory device, said address count being incrementable according to a predetermined sequence in response to the clocking signal; (c) means for setting the starting address count of said address count generator based on the time base correction factor; and (d) means for adjusting the phase of the clocking signal in response to the time base correction factor, thereby beginning readout of the information signal from the addressable memory device at a time determined by the time base correction factor that is accurate to within a fraction of a cycle of the clocking signal, said starting address setting means including means for loading a starting count into said binary counter, the starting count being determined by the time base correction factor.
Claim 3
Dependent Claim
26 words
Apparatus as claimed in claim 1 wherein said phase adjusting means is comprised of: means for producing a plurality of phases of the clocking signal; and
Claim 4
Dependent Claim
17 words
means for selecting one of said plurality of phases in response to said time base correction factor.
Claim 5
Dependent Claim
17 words
means for selecting one of said plurality of phases in response to said time base correction factor.
Claim 6
Dependent Claim
248 words
Apparatus for use in correcting skew distortion of an information signal that is recorded and played back through a given channel of a multi-channel longitudinal recorder, said information signal having a detectable characteristic, said apparatus comprising: (a) means for producing a timing signal that is recordable by said multi-channel longitudinal recorder, said timing signal having a reference marker that, before the recording of said timing signal, bears a predetermined time relationship to the detectable characteristic of the information signal; (b) means for recording and playing back said timing signal through a different channel of said multi-channel longitudinal recorder; (c) means for measuring, upon playback of said timing and information signals, the time relationship between said reference marker of said timing signal and said detectable characteristic of said information signal to produce a time base correction factor indicative of skew distortion; (d) an addressable memory device for storing said information signal upon playback by said recording and playback means; (e) a read address count generator that produces a read address count for use in reading out said information signal from said addressable memory device, said read address count generator incrementing its count in response to a clocking signal; (f) means for determining the starting address count based on said time base correction factor; and (g) means for adjusting the phase of the clocking signal in response to said time base correction factor, thereby providing correction of skew distortion to within a fraction of a cycle of said clocking signal.
Claim 7
Dependent Claim
248 words
Apparatus for use in correcting skew distortion of an information signal that is recorded and played back through a given channel of a multi-channel longitudinal recorder, said information signal having a detectable characteristic, said apparatus comprising: (a) means for producing a timing signal that is recordable by said multi-channel longitudinal recorder, said timing signal having a reference marker that, before the recording of said timing signal, bears a predetermined time relationship to the detectable characteristic of the information signal; (b) means for recording and playing back said timing signal through a different channel of said multi-channel longitudinal recorder; (c) means for measuring, upon playback of said timing and information signals, the time relationship between said reference marker of said timing signal and said detectable characteristic of said information signal to produce a time base correction factor indicative of skew distortion; (d) an addressable memory device for storing said information signal upon playback by said recording and playback means; (e) a read address count generator that produces a read address count for use in reading out said information signal from said addressable memory device, said read address count generator incrementing its count in response to a clocking signal; (f) means for determining the starting address count based on said time base correction factor; and (g) means for adjusting the phase of the clocking signal in response to said time base correction factor, thereby providing correction of skew distortion to within a fraction of a cycle of said clocking signal.
Claim 8
Dependent Claim
107 words
Apparatus as claimed in claim 3 wherein said time base correction factor producing means provides a time base correction factor comprised of a plurality of binary bits ranging in significance from least to most; said starting address count determining means determines the starting address count based on a first sub-plurality of bits of said time base correction factor; and said phase adjusting means adjusts the phase of the clocking signal in response to a second sub-plurality of bits of said time base correction factor, said second sub-plurality of bits being comprised of bits that are less significant than those bits contained in said first sub-plurality of bits.
Claim 9
Dependent Claim
49 words
Apparatus as claimed in claim 4 wherein said address count is produced by a binary counter, and wherein said starting address count determining means is effective to load the binary counter with a starting address count determined by said first sub-plurality of bits of said time base correction factor.
Claim 10
Dependent Claim
49 words
Apparatus as claimed in claim 5 wherein said phase adjusting means is comprised of means for producing a plurality of phases of the clocking signal; and means for selecting one of said plurality of phases in response to said second sub-plurality of bits of said time base correction factor.
References Cited (Backward Citations)
US3623004A
Cited
US3792453A
Cited
US3843952A
Cited
US3748386A
Cited
US3851335A
Cited
US4054903A
Cited
US4024498A
Cited
US4206476A
Cited
US4215376A
Cited
US4109236A
Cited
US4218713A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-05-17 | 1985-11-16 | 1986-05-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-05-17 | 1989-11-16 | 1990-05-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-05-17 | 1993-11-16 | 1994-05-18 | $7700.00 | Window Closed / Lapsed |