Patent US4260431A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4260431A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making Schottky barrier diode by ion implantation and impurity diffusion

Assignee: Intersil Corp
•
Filing: 1979-12-21
•
Granted: 1981-04-07
•
Expires: 1999-12-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A Schottky barrier diode is formed in a low impurity concentration N-type substrate by ion implanting N-type impurities to form a deep region having increased impurity surface concentration of at least 10 16 carriers per cubic centimeters, forming P-type guard ring in the deep N-type region and forming an N + contact region in the deep N-type region. NPN transistors can be fabricated in the original low impurity substrate or in an ion implanted substrate region having a lower breakdown voltage. Schottky clamped NPN transistors formed in the low impurity substrate include ion implanted regions interior to a base ring and extending down into a buried N + collector region as does an ion implanted surface collector contact region having an N + contact area.

Inventors

  • 👤 Leo R. Piotrowski

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 15:33
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/641; H10D84/642; H10D62/00; H10D62/10; H10D62/102; H10D62/112; H10D62/60; H10D8/00; H10D8/60; H10D84/01; H10D84/611; H10D84/613; H10D84/617; H10D86/00; H10D86/01; Y; Y10; Y10S; Y10S148/00; Y10S148/139

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 158 words
A method of fabricating a Schottky barrier diode in an N conductivity type substrate having a bulk resistance in the range of 3 to 20 ohm-centimeters comprising: ion implanting and diffusing N conductivity type impurities into said substrate to form a first deep N-type region in said substrate having a surface impurity concentration the order of magnitude of 10 16 carriers per cubic centimeter; selectively diffusing P conductivity type impurities into said first N-type region to form P-type guard ring having a depth less than the depth of said first deep N-type region; diffusing N conductivity type impurities into said first N-type region exterior said P-type guard ring to form a second N-type region of greater impurity concentration than said first N-type region; and applying and delineating a layer of metal to form a Schottky barrier contact with said first N-type region in the area interior said P-type guard ring and ohmic contact with said second N-type region.
Claim 2
Independent Claim 158 words
A method of fabricating a Schottky barrier diode in an N conductivity type substrate having a bulk resistance in the range of 3 to 20 ohm-centimeters comprising: ion implanting and diffusing N conductivity type impurities into said substrate to form a first deep N-type region in said substrate having a surface impurity concentration the order of magnitude of 10 16 carriers per cubic centimeter; selectively diffusing P conductivity type impurities into said first N-type region to form P-type guard ring having a depth less than the depth of said first deep N-type region; diffusing N conductivity type impurities into said first N-type region exterior said P-type guard ring to form a second N-type region of greater impurity concentration than said first N-type region; and applying and delineating a layer of metal to form a Schottky barrier contact with said first N-type region in the area interior said P-type guard ring and ohmic contact with said second N-type region.
Claim 3
Dependent Claim 32 words
The method according to claim 1 including introducing N conductivity type impurities into said substrate to form a buried layer of N conductivity type having concentration greater than said first N-type region.
Claim 4
Dependent Claim 16 words
The method according to claim 1 wherein said substrate is silicon and said metal is aluminum.
Claim 5
Dependent Claim 40 words
The method according to claim 2 wherein the depth of said P-type guard ring does not exceed the depth of said first N-type region and said second N-type region has a sufficient depth to mate with said buried N-type region.
Claim 6
Independent Claim 160 words
A method of forming Schottky barrier diodes in an N-type substrate having a bulk resistance in the range of 3 to 20 ohm centimeters comprising: ion implanting and diffusing N conductivity type impurities into said substrate to form a first N-type region in said substrate having a surface impurity concentration of at least 10 16 carriers per cubic centimeters; selectively diffusing P conductivity type impurities into said first N-type region to form a P-type guard ring of a shallower depth than said first N-type region; diffusing N conductivity type impurities into said first N-type region exterior said P-type guard ring to form a second N-type region of greater impurity concentration than said first N-type region and having a depth greater than said P-type guard ring; and applying and delineating a layer of metal to form a Schottky barrier contact with said first N-type region in the area interior said P-type guard ring and ohmic contact with said second N-type region.
Claim 7
Independent Claim 160 words
A method of forming Schottky barrier diodes in an N-type substrate having a bulk resistance in the range of 3 to 20 ohm centimeters comprising: ion implanting and diffusing N conductivity type impurities into said substrate to form a first N-type region in said substrate having a surface impurity concentration of at least 10 16 carriers per cubic centimeters; selectively diffusing P conductivity type impurities into said first N-type region to form a P-type guard ring of a shallower depth than said first N-type region; diffusing N conductivity type impurities into said first N-type region exterior said P-type guard ring to form a second N-type region of greater impurity concentration than said first N-type region and having a depth greater than said P-type guard ring; and applying and delineating a layer of metal to form a Schottky barrier contact with said first N-type region in the area interior said P-type guard ring and ohmic contact with said second N-type region.
Claim 8
Dependent Claim 47 words
The method according to claim 5 including introducing N conductivity impurities into said substrate to form a buried N conductivity type layer having an impurity concentration greater than said first N-type region and said second N-type region is diffused sufficiently to mate with said N-type buried layer.
Claim 9
Independent Claim 255 words
A method of fabricating Schottky barrier diodes and NPN bipolar transistors in dielectrically isolated N conductivity islands having a bulk resistance in the range of three to twenty ohm-centimeters comprising: ion implanting and diffusing N conductivity type impurities into a first island to form a first deep N-type region and into a second island to form a second deep N-type region, each region having a surface impurity concentration of at least 10 16 carriers per cubic centimeter; selectively diffusing P-type impurities into said first deep N-type region to form a P-type guard ring into said second deep N-type region to form a first base region and into a third island to form a second base region; diffusing N-type impurities into said first deep N-type region exterior said P-type guard ring to form a third N-type region into said second deep N-type region to form a fourth N-type region, and into said third island to form a fifth N-type region; diffusing N-type impurities into said first base region to form a sixth shallow N-type region, and into said second base region to form a seventh shallow N-type region; applying and delineating a layer of metal to form a Schottky barrier contacts with said first deep N-type region in the area interior said P-type guard ring, and to form ohmic contacts with said guard ring, said first and second base regions, said third N-type regions, said fourth and fifth N-type regions which are collector contacts and said sixth and seventh shallow N-type regions which are emitter regions.
Claim 10
Independent Claim 255 words
A method of fabricating Schottky barrier diodes and NPN bipolar transistors in dielectrically isolated N conductivity islands having a bulk resistance in the range of three to twenty ohm-centimeters comprising: ion implanting and diffusing N conductivity type impurities into a first island to form a first deep N-type region and into a second island to form a second deep N-type region, each region having a surface impurity concentration of at least 10 16 carriers per cubic centimeter; selectively diffusing P-type impurities into said first deep N-type region to form a P-type guard ring into said second deep N-type region to form a first base region and into a third island to form a second base region; diffusing N-type impurities into said first deep N-type region exterior said P-type guard ring to form a third N-type region into said second deep N-type region to form a fourth N-type region, and into said third island to form a fifth N-type region; diffusing N-type impurities into said first base region to form a sixth shallow N-type region, and into said second base region to form a seventh shallow N-type region; applying and delineating a layer of metal to form a Schottky barrier contacts with said first deep N-type region in the area interior said P-type guard ring, and to form ohmic contacts with said guard ring, said first and second base regions, said third N-type regions, said fourth and fifth N-type regions which are collector contacts and said sixth and seventh shallow N-type regions which are emitter regions.
Claim 11
Dependent Claim 44 words
The method according to claim 7 wherein said islands include N conductivity buried layers having an impurity concentration greater than said first and second deep N-type regions and said first and second deep N-type regions being diffused down and into said buried N-type layers.
Claim 12
Dependent Claim 167 words
The method according to claim 8 including fabricating a Schottky clamped NPN bipolar transistor simultaneously with said Schottky barrier diode and NPN bipolar transistors by: ion implanting and diffusing N-type impurities during said ion implanting and diffusion in a fourth island to form eighth and ninth deep N-type regions; diffusing P-type impurities during said P-type diffusion into said fourth island to form a third base ring above said ninth deep N-type region; diffusing N-type impurities during the second N-type diffusion into said eighth deep N-type region to form a tenth N-type region; diffusing N-type impurities during the third N-type diffusion into said third base ring to form an eleventh shallow N-type region; and applying and delineating said layer of metal to form a common Schottky barrier contact with said ninth deep N-type region and ohmic contact with said third base ring and to form ohmic contacts with said tenth N-type region which is a collector contact and said eleventh shallow N-type region which is an emitter region.

References Cited (Backward Citations)

US3846192A Cited
US3865649A Cited
US4045248A Cited
US4035907A Cited
US4107719A Cited
US4089020A Cited
US4096622A Cited
US4149174A Cited
US4099260A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-04-06 1984-10-06 1985-04-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-04-06 1988-10-06 1989-04-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-04-06 1992-10-06 1993-04-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag