Patent US4199776A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4199776A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated injection logic with floating reinjectors

Assignee: RCA Corp
•
Filing: 1978-08-24
•
Granted: 1980-04-22
•
Expires: 1998-08-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated injection logic (I 2 L) device includes at least two gate structures. Each gate structure includes a first region of one type conductivity with an injector region and a base region of the opposite type conductivity disposed therein adjacent a surface thereof. A second region of the opposite type conductivity is disposed in each gate structure adjacent the surface of the first region between the injector and base region. The second regions are electrically-floating regions free of any contact electrode.

Inventors

  • 👤 Adel A. A. Ahmed

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 14:56
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/65; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/091

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 167 words
In an integrated injection logic (I 2 L) device having at least two gate structures formed in a body of semiconductor material, each of said gate structures including a first region of one type conductivity disposed adjacent to a surface of said body and having an injector region and a base region of the opposite type conductivity disposed therein adjacent to said surface, said base region being apart from said injector region and having at least one collector region of the one type conductivity disposed therein adjacent to said surface, wherein the injector regions of said gate structures are connected in parallel to a single input electrode, the improvement in said device comprising: each of said gate structures having a second region of the opposite type conductivity disposed in said first region adjacent to said surface between said injector and said base regions, said second region being an electrically-floating region free of any contact electrode and having a width greater than the width of the injector region.
Claim 2
Dependent Claim 167 words
In an integrated injection logic (I 2 L) device having at least two gate structures formed in a body of semiconductor material, each of said gate structures including a first region of one type conductivity disposed adjacent to a surface of said body and having an injector region and a base region of the opposite type conductivity disposed therein adjacent to said surface, said base region being apart from said injector region and having at least one collector region of the one type conductivity disposed therein adjacent to said surface, wherein the injector regions of said gate structures are connected in parallel to a single input electrode, the improvement in said device comprising: each of said gate structures having a second region of the opposite type conductivity disposed in said first region adjacent to said surface between said injector and said base regions, said second region being an electrically-floating region free of any contact electrode and having a width greater than the width of the injector region.
Claim 3
Dependent Claim 22 words
An integrated injection logic device as defined in claim 1 wherein said injector regions are juxtaposed to comprise a single injector rail.
Claim 4
Dependent Claim 38 words
An integrated injection logic device as defined in claim 2 wherein in each of said gate structures said second region has a depth at least as great as the depth of said injector rail and said base regions.
Claim 5
Dependent Claim 26 words
An integrated injection logic device as defined in claim 3 wherein said one type conductivity is N type and said opposite type conductivity is P type.

References Cited (Backward Citations)

US4078208A Cited
USRE28928E Cited
US4153909A Cited
NL7511516A Cited
US4035664A Cited
US4140922A Cited
US4143284A Cited
US4158783A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-04-22 1983-10-22 1984-04-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-04-22 1987-10-22 1988-04-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-04-22 1991-10-22 1992-04-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag