Patent US4158891A successfully refreshed from Google Patents.
US4158891A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transparent tri state latch
Assignee: Bull HN Information Systems Inc
•
Filing: 1977-08-04
•
Granted: 1979-06-19
•
Expires: 1997-08-04
Abstract
Abstract Tri state logic gates in series are disclosed for permitting the latching of information from a first circuit by enabling a second circuit at the time information from the first circuit becomes valid. At the start of the memory cycle the second circuit is disabled and the first circuit is enabled. The data in the memory will appear at the output of the memory circuit to be delivered to the computer. Data is latched and retained on the data output bus by enabling the second circuit which assumes the level that appears on its input when enabled. The first circuit may then be disabled to permit it to carry out other operations.
Inventors
- 👤 Edwin P. Fisher
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 06:46
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4096
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
34 words
In a rectangular array of random access memory chips having tri-state outputs, the combination which comprises plural tri-state amplifiers each having both its input and output connected to a column of said tri-state outputs.
Claim 2
Dependent Claim
34 words
In a rectangular array of random access memory chips having tri-state outputs, the combination which comprises plural tri-state amplifiers each having both its input and output connected to a column of said tri-state outputs.
Claim 3
Dependent Claim
74 words
In a random access memory chip having a tri-state output responsive to a first enable signal, the combination which comprises a tri-state latch connected in electrical series with said tri-state output and responsive to a second enable signal for capturing the output data signals of said random access memory without substantially increasing memory access time wherein said tri-state latch is a tri-state amplifier having both its input and output connected to said tri-state output.
Claim 4
Dependent Claim
74 words
In a random access memory chip having a tri-state output responsive to a first enable signal, the combination which comprises a tri-state latch connected in electrical series with said tri-state output and responsive to a second enable signal for capturing the output data signals of said random access memory without substantially increasing memory access time wherein said tri-state latch is a tri-state amplifier having both its input and output connected to said tri-state output.
Claim 5
Dependent Claim
109 words
A latching network, which comprises: (a) a first tri-state logic means responsive to a first enabling signal and in electrical communication with a digital transmission line for applying a high impedance to said line to isolate a data source when not enabled, and for capturing discrete data on said line when enabled; and (b) a second tri-state logic means responsive to a second enabling signal and including a tri-state amplifier having its input and output terminals connected to the output of said first means for latching said line to the output level of said first means when enabled, and presenting a high impedance to said line when not enabled.
Claim 6
Dependent Claim
109 words
A latching network, which comprises: (a) a first tri-state logic means responsive to a first enabling signal and in electrical communication with a digital transmission line for applying a high impedance to said line to isolate a data source when not enabled, and for capturing discrete data on said line when enabled; and (b) a second tri-state logic means responsive to a second enabling signal and including a tri-state amplifier having its input and output terminals connected to the output of said first means for latching said line to the output level of said first means when enabled, and presenting a high impedance to said line when not enabled.
Claim 7
Dependent Claim
151 words
A RAM memory system, which comprises: (a) RAM memory means having tri-state outputs and responsive to a first enable signal for applying stored electrical signals to an output data line; and (b) latching means in electrical communication with said output data line and responsive to a second enable signal applied prior to the removal of said first enable signal for latching signals on said output data line despite the removal of said first enable signal from said RAM memory means, said latching means further providing a high impedance to said output data line when said second enable signal is not applied, whereby the access time of said RAM is not substantially increased wherein said latching means is comprised of an amplifier having amplifier input and output terminals and a resistor having resistor input and output terminals in series and further having the output resistor terminal coupled to the amplifier input terminal.
Claim 8
Dependent Claim
151 words
A RAM memory system, which comprises: (a) RAM memory means having tri-state outputs and responsive to a first enable signal for applying stored electrical signals to an output data line; and (b) latching means in electrical communication with said output data line and responsive to a second enable signal applied prior to the removal of said first enable signal for latching signals on said output data line despite the removal of said first enable signal from said RAM memory means, said latching means further providing a high impedance to said output data line when said second enable signal is not applied, whereby the access time of said RAM is not substantially increased wherein said latching means is comprised of an amplifier having amplifier input and output terminals and a resistor having resistor input and output terminals in series and further having the output resistor terminal coupled to the amplifier input terminal.
Claim 9
Dependent Claim
20 words
The network as recited in claim 4 wherein said RAM memory means is a metal oxide semiconductor (MOS) type memory.
Claim 10
Dependent Claim
21 words
The latching means as recited in claim 4 wherein said RAM memory means is a metal oxide semiconductor (MOS) type memory.
References Cited (Backward Citations)
US3697775A
Cited
US3771148A
Cited
US3806898A
Cited
US3912947A
Cited
US3949381A
Cited
US3980898A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-06-18 | 1982-12-18 | 1983-06-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-06-18 | 1986-12-18 | 1987-06-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-06-18 | 1990-12-18 | 1991-06-19 | $7700.00 | Window Closed / Lapsed |