Patent US1007041A successfully refreshed from Google Patents.
US4155014A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logic element having low power consumption
Assignee: Thales SA
•
Filing: 1977-12-16
•
Granted: 1979-05-15
•
Expires: 1997-12-16
Abstract
Abstract A logic element having low power consumption comprises first lateral PNP transistor whose base and emitter are respectively connected to fixed bias sources, the base voltage being smaller than the emitter voltage, and the collector of said transistor being integral with the base of a transverse NPN transistor integrated into the same substrate, the assembly forming a set of four layers defining three semiconductor junctions. The NPN transistor comprises several emitters, one of which is connected to the base of another NPN transistor whose collector is connected to the output of the device and whose emitter is earthed.
Inventors
- 👤 Pham N. Tung
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 07:06
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/63; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/091; H10D84/65
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
89 words
A logic element with low power consumption, comprising at least four semiconductor layers defining three rectifying junctions, forming a pair of complementary transistors integrated upon the same substrate, one first transistor being of lateral type and one second transistor of transverse type, emitter and the base of said first transistor being respectively connected to fixed bias sources, said second transistor having at least two emitters and said bias voltage sources being chosen so that the base-emitter junctions of said second transistor are unblocked when the corresponding emitter is earthed.
Claim 2
Dependent Claim
89 words
A logic element with low power consumption, comprising at least four semiconductor layers defining three rectifying junctions, forming a pair of complementary transistors integrated upon the same substrate, one first transistor being of lateral type and one second transistor of transverse type, emitter and the base of said first transistor being respectively connected to fixed bias sources, said second transistor having at least two emitters and said bias voltage sources being chosen so that the base-emitter junctions of said second transistor are unblocked when the corresponding emitter is earthed.
Claim 3
Dependent Claim
32 words
A logic element as claimed in claim 1, wherein said first transistor is of PNP conductivity type, the source biasing its base furnishing substantially lower voltage than that carried by the emitter.
Claim 4
Dependent Claim
61 words
A logic element as claimed in claim 2, comprising at least a third transistor of NPN conductivity type, having base connected to a first emitter of said second transistor, and its emitter to earth, the element comprising at least one input connected to a second emitter of said second transistor, the output being connected to the collector of the third transistor.
Claim 5
Dependent Claim
25 words
A logic element as claimed in claim 3, wherein said second transistor comprises at least three emitters and performs the function of a complemented AND-gate.
Claim 6
Dependent Claim
88 words
A logic element as claimed in claim 1, comprising two first lateral PNP transistors identical to each other, connected in parallel to the same bias sources, and associated respectively with two second, transverse NPN transistors, identical to each other and having two respective first interconnected emitters connected to the base of a third NPN transistor said third transistor having its emitter connected to the ground, the inputs being connected respectively to second emitters of the first NPN transistors and the output to the collector of said third transistor.
References Cited (Backward Citations)
US3402330A
Cited
US3515899A
Cited
US3617778A
Cited
US3655999A
Cited
US3916218A
Cited
US4065680A
Cited
US4032796A
Cited
US4035664A
Cited
DE2634304A1
Cited
US4065187A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-05-14 | 1982-11-13 | 1983-05-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-05-14 | 1986-11-13 | 1987-05-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-05-14 | 1990-11-13 | 1991-05-15 | $7700.00 | Window Closed / Lapsed |