Patent USRE34282E successfully refreshed from Google Patents.
USRE34282E
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory control system
Assignee: Hitachi Ltd
•
Filing: 1991-07-26
•
Granted: 1993-06-15
•
Expires: 2011-07-26
Abstract
Abstract A memory control system connects, by a single memory bus, plural memories that are individually operable and plural memory access source units so as to effectively use the single memory bus. The memory control system includes a memory request acceptance unit that permits each memory access source unit access to the memories on the basis of the type of access request from each memory access source unit and the type of access request in the memory that is in operation.
Inventors
- 👤 Kenji Suzuki
- 👤 Toshiyuki Takagi
- 👤 Tomoya Nishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 20:25
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/18
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
209 words
A memory control system comprising: a plurality of individually operable memory units; a plurality of memory access source units for generating an access request and applying the generated access request to one of the plurality of memory units; a signal memory bus in data communication between the plurality of memory units and the plurality of memory access source units, for selectively transmitting address information and data during one of a plurality of time slots; means for receiving a present access request from the memory access source units; first means for detecting a memory conflict between the present access .[.requested.]. .Iadd.request .Iaddend.and a previous access request received prior to the present access request; means for predicting which future time slots are to be used for transmitting data and address information, the prediction being based on the type of access request generated, the relationship between the type of access request and the future time slots of the bus being predefined. second means for detecting a bus conflict between one of the predicted time slots and a previously predicted time slot for the previous access request; and means for rejecting the present access request when a conflict on the bus or in the requested memory unit is detected by the detection means.
Claim 2
Dependent Claim
209 words
A memory control system comprising: a plurality of individually operable memory units; a plurality of memory access source units for generating an access request and applying the generated access request to one of the plurality of memory units; a signal memory bus in data communication between the plurality of memory units and the plurality of memory access source units, for selectively transmitting address information and data during one of a plurality of time slots; means for receiving a present access request from the memory access source units; first means for detecting a memory conflict between the present access .[.requested.]. .Iadd.request .Iaddend.and a previous access request received prior to the present access request; means for predicting which future time slots are to be used for transmitting data and address information, the prediction being based on the type of access request generated, the relationship between the type of access request and the future time slots of the bus being predefined. second means for detecting a bus conflict between one of the predicted time slots and a previously predicted time slot for the previous access request; and means for rejecting the present access request when a conflict on the bus or in the requested memory unit is detected by the detection means.
Claim 3
Dependent Claim
41 words
A memory control system according to claim 1, wherein the first detection means comprises means for generating busy flags, each busy flag being uniquely assigned to one of the memory units, for indicating whether the corresponding memory units are in operation.
Claim 4
Dependent Claim
51 words
A memory control system according to claim 1, wherein the prediction means comprises means for storing the relationship between the type of access request and future time slots of the bus, and means for generating busy information which represents whether future time slots of the bus are to be in use.
Claim 5
Dependent Claim
35 words
A memory control system according to claim 3, wherein the prediction means further comprises means for counting the number of time slots between a present time slot and said one of the predicted time slots.
Claim 6
Dependent Claim
68 words
A memory control system according to claim 4, further comprising means for storing the number of the time slot which is needed for memory unit operation, the stored number being uniquely defined by the received access request, means for comparing the number from the storing means and the number from the counting means, and means .Iadd.for .Iaddend.resetting the busy flag when coincidence is detected by the comparing means.
Claim 7
Dependent Claim
43 words
A memory control system according to claim 1, further comprising means for allowing use of the bus by the memory access source unit generating the present access request when a conflict on the bus .[.and.]. .Iadd.or .Iaddend.in the memory unit is not detected.
Claim 8
Dependent Claim
37 words
A memory control system according to claim 1, further comprising means for selecting one of the received access requests in accordance with a priority order among those memory access source units which generate the received access requests.
Claim 9
Dependent Claim
205 words
A memory control method for a system having a plurality of individually operable memory units, a plurality of memory access source units for generating an access request and applying the generated access request to one of the plurality of memory units, and a signal memory bus in data communication between the plurality of memory units and the plurality of memory access source units, said method comprising the steps of: selectively transmitting address information and data through the signal memory bus during one of a plurality of time slots; receiving a present access request from the memory access source units; detecting a memory conflict between the present access request and a previous access request received prior to the present access request; predicting which future time slots are to be used for transmitting data and address information, the prediction being based on the type of access request generated, the relationship between the type of access request and the future time slots of the bus being predefined; detecting a bus conflict between one of the predicted time slots and a previously predicted time slot for the previous access request; and rejecting the present access request when a conflict on the bus or in the requested memory is detected.
Claim 10
Dependent Claim
205 words
A memory control method for a system having a plurality of individually operable memory units, a plurality of memory access source units for generating an access request and applying the generated access request to one of the plurality of memory units, and a signal memory bus in data communication between the plurality of memory units and the plurality of memory access source units, said method comprising the steps of: selectively transmitting address information and data through the signal memory bus during one of a plurality of time slots; receiving a present access request from the memory access source units; detecting a memory conflict between the present access request and a previous access request received prior to the present access request; predicting which future time slots are to be used for transmitting data and address information, the prediction being based on the type of access request generated, the relationship between the type of access request and the future time slots of the bus being predefined; detecting a bus conflict between one of the predicted time slots and a previously predicted time slot for the previous access request; and rejecting the present access request when a conflict on the bus or in the requested memory is detected.
Claim 11
Dependent Claim
40 words
A memory control method according to claim 8, further comprising allowing use of the bus by the memory access source unit generating the present access request when a conflict on the bus or in the memory unit is not detected.
Claim 12
Dependent Claim
202 words
A memory control system comprising: a plurality of individually operable memory units; a plurality of memory access source units for generating an access request and applying the generated access request to one of the plurality of memory units; a signal memory bus in data communication between the plurality of memory units and the plurality of memory access source units, for transmitting data during one of a plurality of time slots; means for receiving a present access request from the memory access source units; first means for detecting memory conflict between the present access request and a previous access request received prior to the present access request; means for predicting the time that the use of the bus will occur for transmitting data, the prediction being based on the type of access request generated, the time that the use of the bus will occur being predefined by the type of access request; second means for detecting whether the use of the bus by the previous access request and the present access request are to occur at the same time; and means for rejecting the present access request when a conflict on the bus or in the memory is detected by the detection means.
Claim 13
Dependent Claim
202 words
A memory control system comprising: a plurality of individually operable memory units; a plurality of memory access source units for generating an access request and applying the generated access request to one of the plurality of memory units; a signal memory bus in data communication between the plurality of memory units and the plurality of memory access source units, for transmitting data during one of a plurality of time slots; means for receiving a present access request from the memory access source units; first means for detecting memory conflict between the present access request and a previous access request received prior to the present access request; means for predicting the time that the use of the bus will occur for transmitting data, the prediction being based on the type of access request generated, the time that the use of the bus will occur being predefined by the type of access request; second means for detecting whether the use of the bus by the previous access request and the present access request are to occur at the same time; and means for rejecting the present access request when a conflict on the bus or in the memory is detected by the detection means.
References Cited (Backward Citations)
US4428063A
Cited
US4428064A
Cited
US4494215A
Cited
US4558429A
Cited
US4535330A
Cited
US4513392A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-06-14 | 1996-12-14 | 1997-06-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-06-14 | 2000-12-14 | 2001-06-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-06-14 | 2004-12-14 | 2005-06-15 | $7700.00 | Window Closed / Lapsed |