US8110901B2
Active / In Force
US
⏱️ 3.8 years remaining
Vertical field effect transistor arrays including gate electrodes annularly surrounding semiconductor pillars
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 2010-08-05
•
Granted: 2012-02-07
•
Expires: 2030-08-05
Abstract
Abstract Vertical field effect transistor semiconductor structures and methods for fabrication of the vertical field effect transistor semiconductor structures provide an array of semiconductor pillars. Each vertical portion of each semiconductor pillar in the array of semiconductor pillars has a linewidth greater than a separation distance to an adjacent semiconductor pillar. Alternatively, the array may comprise semiconductor pillars with different linewidths, optionally within the context of the foregoing linewidth and separation distance limitations. A method for fabricating the array of semiconductor pillars uses a minimally photolithographically dimensioned pillar mask layer that is annularly augmented with at least one spacer layer prior to being used as an etch mask.
Inventors
- 👤 Matthew J. Breitwisch
- 👤 Chung H. Lam
- 👤 Alejandro G. Schrott
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:20
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/016; H10D30/00; H10D30/01; H10D30/021; H10D30/025; H10D30/60; H10D30/63; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/83138; H10D84/837
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
142 words
A vertical field effect transistor array semiconductor structure comprising: a plurality of semiconductor pillars, where all vertical portions of each semiconductor pillar have a semiconductor pillar linewidth greater than a separation distance from an adjacent semiconductor pillar; source/drain regions located within an upper surface of each semiconductor pillar and within base portions of each semiconductor pillar, wherein each neighboring semiconductor pillar shares a common source/drain region at footprints thereof; a conformal gate dielectric located on sidewalls and directly on the upper surface of each semiconductor pillar, wherein a portion of said conformal gate dielectric extends atop each common source/drain region; and a gate electrode annularly surrounding each of said semiconductor pillars, wherein said gate electrode has an upper surface that is planar with an upper surface of the conformal gate dielectric that is located directly on the upper surface of each pillar.
Claim 2
Dependent Claim
142 words
A vertical field effect transistor array semiconductor structure comprising: a plurality of semiconductor pillars, where all vertical portions of each semiconductor pillar have a semiconductor pillar linewidth greater than a separation distance from an adjacent semiconductor pillar; source/drain regions located within an upper surface of each semiconductor pillar and within base portions of each semiconductor pillar, wherein each neighboring semiconductor pillar shares a common source/drain region at footprints thereof; a conformal gate dielectric located on sidewalls and directly on the upper surface of each semiconductor pillar, wherein a portion of said conformal gate dielectric extends atop each common source/drain region; and a gate electrode annularly surrounding each of said semiconductor pillars, wherein said gate electrode has an upper surface that is planar with an upper surface of the conformal gate dielectric that is located directly on the upper surface of each pillar.
Claim 3
Dependent Claim
32 words
The semiconductor structure of claim 1 wherein each semiconductor pillar has a pitch distance to an adjacent semiconductor pillar that equals twice a minimum photolithographically resolvable linewidth of a particular photolithographic apparatus.
Claim 4
Dependent Claim
15 words
The semiconductor structure of claim 1 wherein each semiconductor pillar has a substantially straight sidewall.
Claim 5
Dependent Claim
14 words
The semiconductor structure of claim 1 wherein each semiconductor pillar has a perpendicular sidewall.
Claim 6
Dependent Claim
25 words
The semiconductor structure of claim 1 wherein the plurality of semiconductor pillars comprises a plurality of channel regions within the vertical field effect transistor array.
Claim 7
Dependent Claim
37 words
The semiconductor structure of claim 1 wherein said gate electrode does not extend on to an upper surface of said conformal gate dielectric that is located directly on said upper surface of each of said semiconductor pillars.
Claim 8
Dependent Claim
36 words
The semiconductor structure of claim 1 wherein said gate electrode has an upper portion having a first width and a lower portion having a second width, wherein said first width is less than said second width.
Claim 9
Dependent Claim
52 words
The semiconductor structure of claim 1 wherein said gate electrode has a substantially straight sidewall that is contact with an upper surface of the gate dielectric that is located on a sidewall portions of each semiconductor pillar, and another sidewall that curves outward from said substantially straight sidewall of said gate electrode.
References Cited (Backward Citations)
US20020074585A1
Cited
US20020175365A1
Cited
US5990509A
Cited
US5945707A
Cited
US6410958B1
Cited
US6544874B2
Cited
US6461900B1
Cited
US20040233769A1
Cited
US20050095767A1
Cited
US20050186740A1
Cited
US20050277249A1
Cited
US20060046407A1
Cited
US20060097304A1
Cited
US20070082448A1
Cited
US20070087502A1
Cited
US7271063B2
Cited
US7476933B2
Cited
US20070290258A1
Cited
US7745319B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2015-02-06 | 2015-08-08 | 2016-02-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2019-02-06 | 2019-08-08 | 2020-02-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2023-02-06 | 2023-08-08 | 2024-02-07 | $7700.00 | Window Closed / Lapsed |