US7271063B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming FLASH cell array having reduced word line pitch
Assignee: Elite Semiconductor Memory Technology Inc
•
Filing: 2005-10-13
•
Granted: 2007-09-18
•
Expires: 2025-10-13
Abstract
Abstract A method of forming a NAND Flash memory device includes forming a control gate polysilicon layer over a substrate, forming a mask layer over the control gate polysilicon layer, the mask layer including a mask pattern defining a plurality of spaced word lines of the FLASH memory device, the word lines being spaced from each other a distance less than a minimum feature size which can be imaged by a selected photolithography process used in forming at least a portion of the mask layer pattern, and etching the control gate polysilicon layer through the mask layer.
Inventors
- 👤 Chen Chung-Zen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 20:34
CPC Classifications
H; H10; H10B; H10B43/00; H10B43/30; H10B41/00; H10B41/30; H10B41/35; H10B69/00
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
110 words
A method of forming a NAND Flash memory device comprising the following steps: forming a control gate polysilicon layer over a substrate; forming a mask layer over said control gate polysilicon layer, said mask layer including a mask pattern defining a plurality of spaced word lines of said NAND Flash memory device, said word lines being spaced from each other a distance less than a minimum feature size associated with a selected photolithography process used in forming at least a portion of said mask pattern; and etching said control gate polysilicon layer through the mask layer, thereby forming said plurality of spaced word lines from said control gate polysilicon layer.
Claim 2
Independent Claim
110 words
A method of forming a NAND Flash memory device comprising the following steps: forming a control gate polysilicon layer over a substrate; forming a mask layer over said control gate polysilicon layer, said mask layer including a mask pattern defining a plurality of spaced word lines of said NAND Flash memory device, said word lines being spaced from each other a distance less than a minimum feature size associated with a selected photolithography process used in forming at least a portion of said mask pattern; and etching said control gate polysilicon layer through the mask layer, thereby forming said plurality of spaced word lines from said control gate polysilicon layer.
Claim 3
Dependent Claim
99 words
The method of claim 1 , wherein said mask layer formation step comprises the following steps: forming a first layer over said control gate polysilicon layer and patterning said first layer using said photolithography process to form a first group of spaced mask sections defining a first group of spaced word lines; forming spacers on side edges of said first group of spaced mask sections; forming a second layer between said spacers, said second layer defining a second group of spaced word lines; and removing said spacers, thereby forming said mask pattern defining said plurality of spaced word lines.
Claim 4
Dependent Claim
34 words
The method of claim 2 , wherein said spacers comprise SiN and said first and second layers comprise an oxide, or said first and second layers comprise SiN and said spacers comprise an oxide.
Claim 5
Dependent Claim
56 words
The method of claim 3 , wherein said spacer forming step comprises the step of depositing a spacer layer over said first layer and in between said first group of spaced mask sections, and etching said spacer layer from over said first layer and between said first group of spaced mask sections to form said spacers.
Claim 6
Dependent Claim
39 words
The method of claim 2 , said second layer forming step comprises the step of depositing said second layer over said substrate, including over said first layer and said spacers, and etching said second layer to expose said spacers.
Claim 7
Dependent Claim
27 words
The method of claim 5 , wherein said first layer has a thickness of about 1000 Å and said spacers have a thickness of about 300 Å.
Claim 8
Dependent Claim
26 words
The method of claim 1 , further comprising the step of after said etching step, forming implant regions in said substrate between said spaced word lines.
Claim 9
Dependent Claim
18 words
The method of claim 1 , wherein said control gate polysilicon layer is formed over an ONO layer.
Claim 10
Dependent Claim
19 words
The method of claim 7 , wherein said ONO layer has an effective oxide thickness between about 110-140 Å.
Claim 11
Dependent Claim
21 words
The method of claim 1 , further comprising the step of forming a silicide layer over said control gate polysilicon layer.
Claim 12
Dependent Claim
53 words
The method of claim 1 , further comprising the steps of: forming a floating gate polysilicon layer over an active area in said substrate; and forming a dielectric layer over said floating gate polysilicon layer, wherein said etching step comprises the steps of etching said floating gate polysilicon layer and said dielectric layer.
Claim 13
Dependent Claim
50 words
The method of claim 1 , further comprising the steps of: forming a first insulator layer on said substrate; forming a storage layer over said first insulator layer; forming a second insulator layer over said storage layer, wherein said control gate polysilicon layer is formed over said second insulator layer.
Claim 14
Dependent Claim
13 words
The method of claim 1 , wherein said mask layer comprises an oxide.
Claim 15
Independent Claim
192 words
A method of forming a NAND flash memory device, comprising the following steps: forming a dielectric layer over a substrate; forming a polysilicon control gate layer over said dielectric layer; depositing a first mask layer over said polysilicon gate layer; etching said first mask layer to form a first group of spaced mask sections defining a first group of spaced word lines, each mask section having a width dependent on a minimum feature size associated with a selected photolithography process, adjacent mask sections being spaced a distance greater than said minimum feature size and less than twice said minimum feature size; forming a second group of spaced mask sections defining a second group of spaced word lines, individual ones of said second group of spaced mask sections being disposed between adjacent mask sections from said first group of spaced mask sections, wherein individual ones of said second group of spaced mask sections are disposed a distance less than said minimum feature size from an adjacent mask section from said first group of spaced mask sections; and etching said polysilicon control gate layer though said first and second groups of spaced mask sections.
Claim 16
Independent Claim
192 words
A method of forming a NAND flash memory device, comprising the following steps: forming a dielectric layer over a substrate; forming a polysilicon control gate layer over said dielectric layer; depositing a first mask layer over said polysilicon gate layer; etching said first mask layer to form a first group of spaced mask sections defining a first group of spaced word lines, each mask section having a width dependent on a minimum feature size associated with a selected photolithography process, adjacent mask sections being spaced a distance greater than said minimum feature size and less than twice said minimum feature size; forming a second group of spaced mask sections defining a second group of spaced word lines, individual ones of said second group of spaced mask sections being disposed between adjacent mask sections from said first group of spaced mask sections, wherein individual ones of said second group of spaced mask sections are disposed a distance less than said minimum feature size from an adjacent mask section from said first group of spaced mask sections; and etching said polysilicon control gate layer though said first and second groups of spaced mask sections.
Claim 17
Dependent Claim
92 words
The method of claim 14 , further comprising the steps of: forming a sacrificial layer over said first group of spaced mask sections; etching said sacrificial layer to form spacers on sidewalls of said first group of spaced mask sections; forming a layer of mask material over said first group of spaced mask sections and spacers; etching said layer of mask material to expose said first group of spaced mask sections, wherein portions of said mask material layer remain to form said second group of spaced mask sections; and removing said spacers.
Claim 18
Dependent Claim
21 words
The method of claim 14 , wherein said first and second group of spaced mask sections comprise an oxide or SiN.
Claim 19
Dependent Claim
14 words
The method of claim 14 , wherein said dielectric layer comprises an ONO layer.
Claim 20
Dependent Claim
33 words
The method of claim 17 , wherein said ONO layer is formed on said substrate, said method further comprising the step of removing said mask sections, wherein said ONO layer remains substantially unetched.
Claim 21
Dependent Claim
42 words
The method of claim 17 , wherein said dielectric layer is formed over a floating gate polysilicon layer, said etching step further comprising etching said dielectric layer and floating gate polysilicon layer through said first and second groups of spaced mask sections.
Claim 22
Independent Claim
108 words
A method of forming a NAND Flash memory device comprising the following steps: forming a control gate polysilicon layer over a substrate; forming a mask layer over said control gate polysilicon layer, said mask layer including a plurality of spaced mask sections defining a plurality of spaced word lines of said NANID Flash memory device, each svaced mask section having a defined width, wherein individual ones of said mask sections are spaced from adjacent mask sections a distance less than said defined width; and etching said control gate polysilicon layer through said mask layer, thereby forming said plurality of spaced word lines from said control gate polysilicon layer.
Claim 23
Independent Claim
108 words
A method of forming a NAND Flash memory device comprising the following steps: forming a control gate polysilicon layer over a substrate; forming a mask layer over said control gate polysilicon layer, said mask layer including a plurality of spaced mask sections defining a plurality of spaced word lines of said NANID Flash memory device, each svaced mask section having a defined width, wherein individual ones of said mask sections are spaced from adjacent mask sections a distance less than said defined width; and etching said control gate polysilicon layer through said mask layer, thereby forming said plurality of spaced word lines from said control gate polysilicon layer.
Claim 24
Dependent Claim
15 words
The method of claim 20 , wherein said mask layer comprises an oxide or SiN.
Claim 25
Dependent Claim
28 words
The method of claim 21 , further comprising the step of forming an ONO layer on said substrate and said control gate polysilicon layer on said ONO layer.
References Cited (Backward Citations)
US5050125A
Cited
US4939690A
Cited
US5482881A
Cited
US5631179A
Cited
US5891774A
Cited
US5990509A
Cited
US20010024854A1
Cited
US6765261B2
Cited
US6806143B2
Cited
US6580120B2
Cited
US6714457B1
Cited
US6774433B2
Cited
US20060022276A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2010-09-17 | 2011-03-19 | 2011-09-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2014-09-17 | 2015-03-19 | 2015-09-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2018-09-17 | 2019-03-19 | 2019-09-18 | $7700.00 | Window Closed / Lapsed |