US7820505B2
Active / In Force
US
⏱️ 0.9 years remaining
Integrated circuit arrangement with capacitor and fabrication method
Assignee: Infineon Technologies AG
•
Filing: 2007-09-27
•
Granted: 2010-10-26
•
Expires: 2027-09-27
Abstract
Abstract An integrated circuit arrangement contains an insulating region, which is part of a planar insulating layer, and a capacitor which contains: near and far electrode regions near and remote from the insulating region and a dielectric region. The capacitor and an active component are on the same side of the insulating layer, and the near electrode region and an active region of the component are planar and parallel to the insulating layer. The near electrode region is monocrystalline and contains multiple webs. Alternately, a FET is present in which: a channel region is the active region, the FET contains a web with opposing control electrodes connected by a connecting region that is isolated from the channel region by a thick insulating region. The thick insulating region is thicker than control electrode insulation regions. The control electrodes contain the same material as the far electrode region.
Inventors
- 👤 Ralf Brederlow
- 👤 Jessica Hartwich
- 👤 Christian Pacha
- 👤 Wolfgang Rösner
- 👤 Thomas Schulz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 20:34
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/62; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/05; H10B12/053; H10B12/056; H10B12/30; H10B12/34; H10B12/36; H10D1/00; H10D1/60; H10D1/68; H10D1/692; H10D30/01; H10D30/021; H10D30/024; H10D84/00; H10D84/80; H10D84/811; H10D84/813; H10D86/00; H10D86/01; H10D86/011; H10D86/201; H10D86/215; H10D86/80
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
221 words
A method for fabricating an integrated circuit arrangement with a capacitor, in which the following method steps are performed without any restriction by the order specified: providing a substrate containing an insulating layer made of electrically insulating material and a semiconductor layer, the insulating layer containing an insulating region, patterning the semiconductor layer in order to form at least one electrode region for a capacitor and in order to form at least one active region for a transistor, after the patterning of the semiconductor layer, producing at least one dielectric layer, after the production of the dielectric layer producing an electrode layer, forming an electrode of the capacitor which is remote from the insulating region in the electrode layer, forming a control electrode of the transistor taking place at the same time as the formation of the electrode region remote from the insulating region, and the transistor being a field-effect transistor, a channel region of which is the active region, the field-effect transistor containing at least one web, a plurality of control electrodes arranged at mutually opposite sides of the web, a connecting region electrically connecting the control electrodes, the connecting region isolated from the channel region by a thick insulating region, the thick insulating region has an insulating thickness which is greater than a thickness of control electrode insulation regions.
Claim 2
Independent Claim
221 words
A method for fabricating an integrated circuit arrangement with a capacitor, in which the following method steps are performed without any restriction by the order specified: providing a substrate containing an insulating layer made of electrically insulating material and a semiconductor layer, the insulating layer containing an insulating region, patterning the semiconductor layer in order to form at least one electrode region for a capacitor and in order to form at least one active region for a transistor, after the patterning of the semiconductor layer, producing at least one dielectric layer, after the production of the dielectric layer producing an electrode layer, forming an electrode of the capacitor which is remote from the insulating region in the electrode layer, forming a control electrode of the transistor taking place at the same time as the formation of the electrode region remote from the insulating region, and the transistor being a field-effect transistor, a channel region of which is the active region, the field-effect transistor containing at least one web, a plurality of control electrodes arranged at mutually opposite sides of the web, a connecting region electrically connecting the control electrodes, the connecting region isolated from the channel region by a thick insulating region, the thick insulating region has an insulating thickness which is greater than a thickness of control electrode insulation regions.
Claim 3
Dependent Claim
50 words
The method as claimed in claim 1 , further comprising: applying at least one insulating layer to the semiconductor layer prior to patterning, doping the electrode near the insulating region, or producing the dielectric layer at the same time as a dielectric layer at the active region of the transistor.
Claim 4
Dependent Claim
63 words
The method as claimed in claim 1 further comprising at least one of: producing an auxiliary layer after the production of the electrode layer, where the auxiliary layer is produced on the electrode layer, or patterning at least one of an electrode region remote from the insulating region or a control electrode of the transistor using the auxiliary layer as a hard mask.
Claim 5
Dependent Claim
40 words
The method as claimed in claim 1 , further comprising at least one of: applying a further auxiliary layer over the control electrode after the patterning of a control electrode of the transistor or anisotropically etching the further auxiliary layer.
Claim 6
Dependent Claim
56 words
The method as claimed in claim 1 , further comprising at least one of: repeatedly patterning the insulating layer, thereby reducing a thickness of an auxiliary layer produced on the electrode layer, or anisotropic etching a further auxiliary layer after the patterning the insulating layer, where the further auxiliary layer is applied over the control electrode.
Claim 7
Dependent Claim
83 words
The method as claimed in claim 1 , further comprising at least one of: carrying out a selective epitaxy on uncovered regions made of semiconductor material after at least one of the formation of an electrode region remote from the insulating region or the patterning of a control electrode of the transistor, or doping terminal regions of the transistor after at least one of the formation of the electrode region remote from the insulating region or after the patterning of the control electrode.
Claim 8
Dependent Claim
66 words
The method as claimed in claim 1 , further comprising at least one of: removing an auxiliary layer, after at least one of the patterning of the insulating layer or after the carrying out of selective epitaxy, or selectively forming a metal-semiconductor compound on at least one of the electrode layer or on uncovered semiconductor regions; wherein the auxiliary layer is produced on the electrode layer.
Claim 9
Dependent Claim
30 words
The method as claimed in claim 1 , wherein the electrode region near the insulating region contains a multiplicity of webs whose web height is larger than the web width.
Claim 10
Dependent Claim
22 words
The method as claimed in claim 8 , wherein the web height is at least twice as large as the web width.
Claim 11
Dependent Claim
29 words
The method as claimed in claim 1 , wherein the multiplicity of webs are arranged parallel to one another between a drain terminal region and a source terminal region.
References Cited (Backward Citations)
JPS57176757A
Cited
JPS59222959A
Cited
JPS61113271A
Cited
JPS62259466A
Cited
JPH03173175A
Cited
JPH0745716A
Cited
US20010014047A1
Cited
US6160269A
Cited
JPH0832040A
Cited
JPH08125145A
Cited
US7414288B2
Cited
US20020125536A1
Cited
JPH1116344A
Cited
US20030001191A1
Cited
US6207985B1
Cited
JPH11340433A
Cited
US6207986B1
Cited
JP2000124412A
Cited
JP2000188378A
Cited
JP2000243973A
Cited
US20030052336A1
Cited
JP2001144175A
Cited
JP2002118255A
Cited
JP2002076297A
Cited
US6413802B1
Cited
WO2004038770A2
Cited
US7291877B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2013-10-25 | 2014-04-26 | 2014-10-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2017-10-25 | 2018-04-26 | 2018-10-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2021-10-25 | 2022-04-26 | 2022-10-26 | $7700.00 | Window Closed / Lapsed |