US7423492B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit to reset a phase locked loop after a loss of lock
Assignee: Honeywell International Inc
•
Filing: 2005-10-20
•
Granted: 2008-09-09
•
Expires: 2025-10-20
Abstract
Abstract A system and method for generating a reset signal within a Phase Locked Loop (PLL) circuit is described. The reset signal is generated by inputting a reference signal and a lock detect signal into reset circuitry. The reset circuitry within the PLL comprises a series of interconnected latches, or D flip-flops, which are used to create a delay time. The delay time is the amount of time the reset circuit will wait until the reset signal indicates a reset. The reset circuit may also generate a reset signal having a pulse width. The pulse width is determined by the series of interconnected latches. The reset signal may be used to reset a Voltage Controlled Oscillator (VCO) or other circuits within a PLL or it may be used by circuits external to the PLL.
Inventors
- 👤 James D. Seefeldt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 07:16
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/10; H03L7/105; H03L7/085; H03L7/095; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
119 words
A Phase Locked Loop (PLL) with reset capability, the PLL comprising: a PLL, wherein the PLL is coupled to receive reference and feedback signals; and reset circuitry, wherein the reset circuitry is coupled to receive the reference signal and a lock detect signal, wherein, in operation, the reset circuit starts a reset timer when the lock detect signal indicates a loss of lock condition, wherein, in operation, the reset circuit outputs a reset signal indicating a reset when the lock detect signal indicates a loss of lock condition for a preset amount of time, and wherein, in operation, if the lock detect indicates a lock condition before the preset amount of time, the reset circuit resets the reset timer.
Claim 2
Dependent Claim
119 words
A Phase Locked Loop (PLL) with reset capability, the PLL comprising: a PLL, wherein the PLL is coupled to receive reference and feedback signals; and reset circuitry, wherein the reset circuitry is coupled to receive the reference signal and a lock detect signal, wherein, in operation, the reset circuit starts a reset timer when the lock detect signal indicates a loss of lock condition, wherein, in operation, the reset circuit outputs a reset signal indicating a reset when the lock detect signal indicates a loss of lock condition for a preset amount of time, and wherein, in operation, if the lock detect indicates a lock condition before the preset amount of time, the reset circuit resets the reset timer.
Claim 3
Dependent Claim
19 words
The PLL of claim 1 , further comprising a Voltage Controlled Oscillator (VCO) coupled to receive the reset signal.
Claim 4
Dependent Claim
73 words
The PLL of claim 1 , wherein the reset circuitry further comprises: a logic circuit having first and second inputs and an output, the first input coupled to receive the reference signal and the second input coupled to receive the lock detect signal; and interconnected latches having an input and an output, the input coupled with the output of the logic circuit and the output of the interconnected latches outputting the reset signal.
Claim 5
Dependent Claim
40 words
The PLL of claim 2 , wherein upon the reset signal indicating the reset, the VCO is configured to output a periodic signal with a frequency of about mid-range between a maximum and a minimum frequency available to the VCO.
Claim 6
Dependent Claim
30 words
The PLL of claim 2 , wherein upon the reset signal indicating the reset, the VCO is configured to output a periodic signal with a frequency having a preset value.
Claim 7
Dependent Claim
20 words
The PLL of claim 5 , wherein the preset value is about a maximum frequency value available to the VCO.
Claim 8
Dependent Claim
20 words
The PLL of claim 5 , wherein the preset value is about a minimum frequency value available to the VCO.
Claim 9
Dependent Claim
61 words
The PLL of claim 3 , wherein the reset circuitry further comprises: a pulse shaping tap coupled with a latch output of one of the interconnected latches; and a pulse shaping circuit coupled with the lock detect input and the pulse shaping tap, wherein the pulse shaping circuit resets the interconnected latches thereby determining a pulse width of the reset signal.
Claim 10
Dependent Claim
14 words
The PLL of claim 8 , wherein the interconnected latches are interconnected D flip-flops.
Claim 11
Independent Claim
91 words
A method of operating a reset capability for a phase locked loop (PLL), the method comprising: coupling a reference signal and a lock detect signal with reset circuitry; when the lock detect signal indicates a loss of lock, starting a reset timer within the reset circuitry; when the reset timer exceeds a preset time value, outputting a reset signal from the reset circuitry that indicates a reset; and when if the lock detect signal indicates a lock before the preset time value is exceeded, resetting the timer within the reset circuitry.
Claim 12
Independent Claim
91 words
A method of operating a reset capability for a phase locked loop (PLL), the method comprising: coupling a reference signal and a lock detect signal with reset circuitry; when the lock detect signal indicates a loss of lock, starting a reset timer within the reset circuitry; when the reset timer exceeds a preset time value, outputting a reset signal from the reset circuitry that indicates a reset; and when if the lock detect signal indicates a lock before the preset time value is exceeded, resetting the timer within the reset circuitry.
Claim 13
Dependent Claim
21 words
The method of claim 10 , further comprising when the reset signal indicates the reset, resetting a Voltage Controlled Oscillator (VCO).
Claim 14
Dependent Claim
26 words
The method of claim 11 , wherein resetting the VCO comprises setting the frequency of an output signal of the VCO to a predetermined frequency value.
Claim 15
Dependent Claim
83 words
The method of claim 10 , wherein starting the reset timer comprises: determining the preset time value by coupling a series of latches so as to create a series of interconnected latches; when the lock detect signal indicates a loss of lock, increasing the period of the reference signal within the reset circuitry by the series of interconnected latches; and when the reference signal at the last latch within the series or interconnected latches changes state, outputting the reset signal indicating the reset.
Claim 16
Dependent Claim
69 words
The method of claim 13 , further comprising: coupling an output of one of the interconnected latches within the series of interconnected latches and the reference signal with a logic circuit; and shaping the pulse of the reset signal by resetting the series of interconnected latches with an output signal of the logic circuit, the output signal of the logic circuit being coupled with the series of interconnected latches.
Claim 17
Independent Claim
113 words
A method of manufacturing a Phase Locked Loop (PLL) with reset capability, the method comprising: coupling a reference output and a lock detect output with reset circuitry that starts a reset timer when the lock detect signal indicates a loss of lock condition, wherein the reset circuit provides a reset signal indicating a reset when the lock detect signal indicates a loss of lock condition for a preset amount of time, and wherein the reset circuit resets the reset timer if the lock detect signal indicates lock before the preset amount of time is exceeded; and providing the PLL with an output from the reset circuitry so as to supply the reset capability.
Claim 18
Independent Claim
113 words
A method of manufacturing a Phase Locked Loop (PLL) with reset capability, the method comprising: coupling a reference output and a lock detect output with reset circuitry that starts a reset timer when the lock detect signal indicates a loss of lock condition, wherein the reset circuit provides a reset signal indicating a reset when the lock detect signal indicates a loss of lock condition for a preset amount of time, and wherein the reset circuit resets the reset timer if the lock detect signal indicates lock before the preset amount of time is exceeded; and providing the PLL with an output from the reset circuitry so as to supply the reset capability.
Claim 19
Dependent Claim
25 words
The method of claim 15 , wherein the output from the reset circuitry is coupled with a reset input of a Voltage Controlled Oscillator (VCO).
Claim 20
Dependent Claim
55 words
The method of claim 15 , further comprising: coupling the reference output and the lock detect output to a logic circuit within the reset circuitry; and coupling an output of the logic circuit with an input of a series interconnected latches, wherein the series of interconnected latches has an output that provides the reset signal.
Claim 21
Dependent Claim
27 words
The method of claim 17 , wherein the output of the series of interconnected latches is coupled with a reset input of a Voltage Controlled Oscillator (VCO).
Claim 22
Dependent Claim
27 words
The method of claim 18 , wherein the VCO is configured to be set to a predetermined frequency upon receiving the reset indicated by the reset signal.
Claim 23
Dependent Claim
57 words
The method of claim 17 , further comprising: coupling a second output of the series of interconnected latches to an input of a pulse shaping logic circuit; and coupling an output of the pulse shaping circuit to a reset input of the series of interconnected latches so as to shape the signal pulse of the reset signal.
References Cited (Backward Citations)
US4479091A
Cited
US5686864A
Cited
EP1406389A1
Cited
US6256362B1
Cited
US6683930B1
Cited
US6703880B1
Cited
US6441691B1
Cited
US20030179024A1
Cited
US20040061534A1
Cited
US6856202B2
Cited
US20040263224A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2011-09-09 | 2012-03-10 | 2012-09-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2015-09-09 | 2016-03-10 | 2016-09-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2019-09-09 | 2020-03-10 | 2020-09-09 | $7700.00 | Window Closed / Lapsed |