← Back to Patent Explorer
US7312519B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Stacked integrated circuit package-in-package system

Assignee: STATS ChipPAC Management Pte Ltd
•
Filing: 2006-01-12
•
Granted: 2007-12-25
•
Expires: 2026-01-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A stacked integrated circuit package-in-package system is provided forming a first device having a first integrated circuit package comprises forming a first substrate with a first integrated circuit thereon, electrically connecting first electrical interconnects between the first integrated circuit and a top side of the first substrate, encapsulating a first top molding compound to cover the first electrical interconnects and a portion of the top side of the first substrate, and encapsulating a first bottom molding compound to cover the first integrated circuit and a bottom side the first substrate, and stacking a second device, having a second integrated circuit package, below the first device with a second top molding compound of the second device providing a space between the first device and the second device, wherein the second device includes the second top molding compound and a second bottom molding compound in a similar manner to the first device.

Inventors

  • 👤 Sungmin Song
  • 👤 Choong Bin Yim
  • 👤 Seongmin Lee
  • 👤 Jaehyun Lim
  • 👤 Joungin Yang
  • 👤 Dongsam Park

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 12:44
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W90/00; H10W70/00; H10W70/60; H10W72/00; H10W72/20; H10W72/29; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/851; H10W72/853; H10W72/865; H10W72/874; H10W72/884; H10W72/90; H10W72/941; H10W72/944; H10W72/9445; H10W74/15; H10W90/20; H10W90/291; H10W90/701; H10W90/721; H10W90/722; H10W90/724; H10W90/731; H10W90/732; H10W90/734; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 301 words
A stacked integrated circuit package-in-package system comprising: a first device having a first integrated circuit package comprises: a first substrate with a first integrated circuit thereon, the first substrate being a two layer substrate and the first integrated circuit having a first non-active side of the first integrated circuit not attached to the first substrate, first electrical interconnects between the first integrated circuit and a top side of the first substrate, the first electrical interconnects are connected to a first active side of the first integrated circuit, a first top molding compound to cover the first electrical interconnects and a portion of the top side of the first substrate over a portion of the first active of the first integrated circuit, and a first bottom molding compound to cover the first integrated circuit and a bottom side of the first substrate over a first non-active side of the first integrated circuit; and a second device, having a second integrated circuit package, below the first device with the first bottom molding compound is attached with a first adhesive layer and with a second top molding compound of the second device provided between the first device and the second device; and further comprising: a first opening in the first substrate, wherein the first integrated circuit on the first substrate is over the first opening, and the first opening provides space for the first electrical interconnects, a package substrate with the second device, wherein the second device includes the second top molding compound and a second bottom molding compound attached in similar manner to the first device, further electrical interconnects to a second top side of a second substrate of the second device, and a package molding compound to cover the first device, the second device, the further electrical interconnects and the package substrate.
Claim 2
Dependent Claim 301 words
A stacked integrated circuit package-in-package system comprising: a first device having a first integrated circuit package comprises: a first substrate with a first integrated circuit thereon, the first substrate being a two layer substrate and the first integrated circuit having a first non-active side of the first integrated circuit not attached to the first substrate, first electrical interconnects between the first integrated circuit and a top side of the first substrate, the first electrical interconnects are connected to a first active side of the first integrated circuit, a first top molding compound to cover the first electrical interconnects and a portion of the top side of the first substrate over a portion of the first active of the first integrated circuit, and a first bottom molding compound to cover the first integrated circuit and a bottom side of the first substrate over a first non-active side of the first integrated circuit; and a second device, having a second integrated circuit package, below the first device with the first bottom molding compound is attached with a first adhesive layer and with a second top molding compound of the second device provided between the first device and the second device; and further comprising: a first opening in the first substrate, wherein the first integrated circuit on the first substrate is over the first opening, and the first opening provides space for the first electrical interconnects, a package substrate with the second device, wherein the second device includes the second top molding compound and a second bottom molding compound attached in similar manner to the first device, further electrical interconnects to a second top side of a second substrate of the second device, and a package molding compound to cover the first device, the second device, the further electrical interconnects and the package substrate.
Claim 3
Dependent Claim 23 words
The system as claimed in claim 1 wherein the second device below the first device has a clearance for the first electrical interconnects.
Claim 4
Dependent Claim 17 words
The system as claimed in claim 1 further comprising an integrated circuit die below the second device.
Claim 5
Dependent Claim 15 words
The system as claimed in claim 1 wherein the first electrical interconnects comprises bond wires.
Claim 6
Dependent Claim 15 words
The system as claimed in claim 1 wherein the further electrical interconnects comprises bond wires.

References Cited (Backward Citations)

US6020629A Cited
US6939739B2 Cited
US6093969A Cited
US20040113256A1 Cited
US6927484B2 Cited
US20040159954A1 Cited
US20040145039A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2010-12-24 2011-06-25 2011-12-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2014-12-24 2015-06-25 2015-12-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2018-12-24 2019-06-25 2019-12-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag