US7282974B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay locked loop
Assignee: SK Hynix Inc
•
Filing: 2005-12-29
•
Granted: 2007-10-16
•
Expires: 2025-12-29
Abstract
Abstract A DLL for reducing jitter during a high frequency operation by separately controlling a coarse delay and a fine delay. The DLL includes a multiplexing unit for selectively outputting one of the rising clock and the falling clock; a first delay line for generating a first internal clock and a second internal clock; a second delay line for generating a first clock and a second clock; a delay line control unit for controlling the second delay line; a phase control unit for generating a first DLL clock and a second DLL clock by mixing the first clock and the second clock; and a phase comparing unit for comparing the first DLL clock and the second DLL clock with the rising clock to generate a lock signal for controlling an operation timing of the first delay line and the second delay line.
Inventors
- 👤 Hyun-woo Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:01
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814; H03L7/0816; H03L7/0818; H03L7/085; H03L7/087
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
202 words
A delay locked loop (DLL) for reducing jitter, comprising: a multiplexing unit for receiving an external clock and an inverted external clock; a first delay line for generating a first internal clock by delaying an output clock of the multiplexing unit for a certain time, and generating a second internal clock by delaying the first internal clock for a determined time, in response to a first phase comparing signal and a second phase comparing signal; a delay line control unit for generating an enable signal; a second delay line for generating a first clock by delaying the first internal clock for a predetermined time, and generating a second clock by delaying the second internal clock for a preset time, under the control of the enable signal; a phase control unit for outputting a plurality of mix control signals and a first DLL clock and a second DLL clock by comparing a phase of the first clock with a phase of the second clock; and a phase comparing unit for generating the first phase comparing signal and the second phase comparing signal by comparing a phase of the first DLL clock and the second DLL clock with a phase of a rising clock.
Claim 2
Dependent Claim
202 words
A delay locked loop (DLL) for reducing jitter, comprising: a multiplexing unit for receiving an external clock and an inverted external clock; a first delay line for generating a first internal clock by delaying an output clock of the multiplexing unit for a certain time, and generating a second internal clock by delaying the first internal clock for a determined time, in response to a first phase comparing signal and a second phase comparing signal; a delay line control unit for generating an enable signal; a second delay line for generating a first clock by delaying the first internal clock for a predetermined time, and generating a second clock by delaying the second internal clock for a preset time, under the control of the enable signal; a phase control unit for outputting a plurality of mix control signals and a first DLL clock and a second DLL clock by comparing a phase of the first clock with a phase of the second clock; and a phase comparing unit for generating the first phase comparing signal and the second phase comparing signal by comparing a phase of the first DLL clock and the second DLL clock with a phase of a rising clock.
Claim 3
Dependent Claim
47 words
The DLL as recited in claim 1 , wherein the multiplexing unit generates the rising clock and a falling clock having an inverse phase of the rising clock, and selectively outputting one of the rising clock and the falling clock according to the first phase comparing signal.
Claim 4
Dependent Claim
35 words
The DLL as recited in claim 2 , wherein the delay line control unit's activation is controlled by a phase difference between the first clock and the second clock during a duty cycle correction mode.
Claim 5
Dependent Claim
45 words
The DLL as recited in claim 3 , wherein the phase control unit generates the first DLL clock and the second DLL clock by mixing the phases of the first clock and the second clock in response to the plurality of the mix control signals.
Claim 6
Dependent Claim
32 words
The DLL as recited in claim 4 , wherein the phase comparing unit generates a lock signal for controlling an operation timing of the first delay line and the second delay line.
Claim 7
Dependent Claim
22 words
The DLL as recited in claim 1 , wherein the first internal clock has an inverse phase of the second internal clock.
Claim 8
Dependent Claim
44 words
The DLL as recited in claim 2 , wherein the first delay line generates the first internal clock and the second internal clock based on a medium phase of a falling edge of the rising clock and a falling edge of the falling clock.
Claim 9
Dependent Claim
42 words
The DLL as recited in claim 2 , wherein the second delay line generates the first clock and the second clock based on the medium phase of a falling edge of the rising clock and a falling edge of the falling clock.
Claim 10
Dependent Claim
83 words
The DLL as recited in claim 2 , wherein the multiplexing unit includes: a first buffer for generating the rising clock in synchronization with a rising edge of the external clock; a second buffer for generating the falling clock in synchronization with a falling edge of the external clock; a multiplexing controller for generating a select signal based on the first phase comparing signal; and a multiplexer for selecting one of the rising clock and the falling clock based on the select signal.
Claim 11
Dependent Claim
126 words
The DLL as recited in claim 9 , wherein the first delay line includes: a first shift register for generating a first shift control signal for determining a first amount of time based on the first phase comparing signal; a pre-delay line for outputting the first internal clock by delaying the output clock of the multiplexing unit for the certain time based on the first shift control signal; a second shift register for generating a second shift control signal for determining a second amount of time based on the second comparing signal; and a post-delay line for outputting the second internal clock by delaying an inverse signal of the first internal clock for the determined time based on the first and the second shift control signals.
Claim 12
Dependent Claim
28 words
The DLL as recited in claim 10 , wherein the first shift control signal is applied to the pre-delay line and the post-delay line at the same time.
Claim 13
Dependent Claim
50 words
The DLL as recited in claim 10 , wherein each of the pre-delay line and the post-delay line contains a coarse delay line having a plurality of unit delay cells which are connected sequentially, to generate a coarse signal having a delay determined by the number of the unit cells.
Claim 14
Dependent Claim
127 words
The DLL as recited in claim 10 , wherein the second delay line includes: a third shift register for generating a third shift control signal for determining a third amount of time based on the first phase comparing signal and the enable signal; a first fine delay unit for outputting the first clock by delaying the first internal clock for the predetermined time based on the third shift control signal; a fourth shift register for generating a fourth shift control signal for determining a fourth amount of time based on the second phase comparing signal and the enable signal; and a second fine delay unit for outputting the second clock by delaying the second internal clock for the preset time based on the fourth shift control signal.
Claim 15
Dependent Claim
54 words
The DLL as recited in claim 13 , wherein the delay line control unit stops an operation of the second delay line in case that the lock signal is activated and selects one of the first fine delay unit and the second fine delay unit in case of entering the duty cycle correction mode.
Claim 16
Dependent Claim
85 words
The DLL as recited in claim 13 , wherein each of the first fine delay unit and the second fine delay unit includes: a fine delay line having a plurality of unit delay cells, connected sequentially, for generating a first fine signal and a second fine signal whose delay is determined by the number of the unit cells; and a phase mixer for mixing phases of the first fine signal and the second fine signal to output the mixed signal to the phase control unit.
Claim 17
Dependent Claim
74 words
The DLL as recited in claim 15 , wherein the fine delay line includes: a first fine delay line having the plurality of unit delay cells for delaying the first internal clock, by passing through N numbers of unit delay cells which are activated; a second fine delay line having the plurality of unit delay cells for delaying the second internal clock, by passing through (N+1) numbers of unit delay cells which are activated.
Claim 18
Dependent Claim
47 words
The DLL as recited in claim 2 , wherein the delay line control unit selects a delay loop of the rising clock to increase a delay amount and a delay loop of the falling clock to decrease the delay amount, when the duty cycle correction mode enters.
Claim 19
Dependent Claim
148 words
The DLL as recited in claim 1 , wherein the phase control unit includes: a first phase detector for comparing the phase of the first clock with the phase of the second clock to output the compared result to the delay line control unit; a second phase detector for receiving an inverted first clock and an inverted second clock to generate a phase detect signal; a phase mixer control unit for outputting the plurality of the mix control signals containing first mix control signals and second mix control signals based on the phase detect signal; a first phase blender for receiving the first clock and the second clock to generate the first DLL clock based on the first mix control signals; and a second phase blender for receiving the first clock and the second clock to generate the second DLL clock based on the second mix control signals.
Claim 20
Dependent Claim
91 words
The DLL as recited in claim 18 , wherein each of the first and the second phase blenders contains: a plurality of first mixing cells for outputting one of a high impedance or the inverted first clock in response to the first mix control signals; a plurality of second mixing cells for outputting one of a high impedance or the inverted second clock in response to the second mix control signals; and an inverter for inverting an output of the first mixing cells and an output of the second mixing cells.
Claim 21
Dependent Claim
140 words
The DLL as recited in claim 19 , wherein each of the first mixing cells includes: a first PMOS transistor having a source connected to a source voltage terminal and a gate receiving the first clock; a second PMOS transistor having a source connected to a drain of the first PMOS transistor and a gate receiving an inverted one of the first mix control signals; a first NMOS transistor having a drain connected to a drain of the second PMOS transistor and a gate receiving a corresponding one of the first mix control signals; and a second NMOS transistor having a drain connected to a source of the first NMOS transistor and a gate receiving the first clock, wherein the drains of the second PMOS transistor and the first NMOS transistor are connected to an input node of the inverter.
Claim 22
Dependent Claim
140 words
The DLL as recited in claim 19 , wherein each of the second mixing cells has: a first PMOS transistor having a source connected to a source voltage terminal and a gate receiving the second clock; a second PMOS transistor having a source connected to a drain of the first PMOS transistor and a gate receiving an inverted one of the second mix control signals; a first NMOS transistor having a drain connected to a drain of the second PMOS transistor and a gate receiving a corresponding one of the second mix control signals; and a second NMOS transistor having a drain connected to a source of the first NMOS transistor and a gate receiving the second clock, wherein the drains of the second PMOS transistor and the first NMOS transistor are connected to an input node of the inverter.
Claim 23
Dependent Claim
143 words
The DLL as recited in claim 5 , wherein the phase comparing unit includes: a first delay model for generating a first internal delay clock by delaying the first DLL clock and the external clock for a predetermined time; a first phase comparator for outputting the first phase comparing signal by comparing a phase of the first internal delay clock with the phase of the rising clock; a lock detector for outputting the lock signal for controlling the second delay line in case that the duty cycle correction mode enters; a second delay model for generating a second internal delay clock by compensating a difference between the second DLL clock and the external clock; and a second phase comparator for outputting the second phase comparing signal by comparing a phase of the second internal delay clock with the phase of the rising clock.
Claim 24
Dependent Claim
44 words
The DLL as recited in claim 22 , wherein the first or the second phase comparator includes a flip-flop for receiving the first or second internal delay clock to output the first or the second phase comparing signal in synchronization with the rising clock.
Claim 25
Dependent Claim
40 words
The DLL as recited in claim 22 , wherein the phase comparing unit activates the lock signal when rising edges of the first DLL clock and the second DLL clock are synchronized with the rising edge of the external clock.
References Cited (Backward Citations)
US6101197A
Cited
US6765976B1
Cited
JP2003069424A
Cited
US20030151433A1
Cited
US6803826B2
Cited
US6801472B2
Cited
KR20030090129A
Cited
US6724228B2
Cited
US6812799B2
Cited
US6710636B1
Cited
KR20040046328A
Cited
US6917229B2
Cited
KR20040095981A
Cited
US20050024107A1
Cited
US6982579B2
Cited
US7161397B2
Cited
US6943602B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2010-10-15 | 2011-04-16 | 2011-10-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2014-10-15 | 2015-04-16 | 2015-10-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2018-10-15 | 2019-04-16 | 2019-10-16 | $7700.00 | Window Closed / Lapsed |