Patent US7125745B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US7125745B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Multi-chip package substrate for flip-chip and wire bonding

Assignee: Advanced Semiconductor Engineering Inc
•
Filing: 2004-04-28
•
Granted: 2006-10-24
•
Expires: 2024-04-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multi-chip package substrate for both flip-chip bumping and wire-bonding applications comprises a substrate body having a top surface and a bottom surface. A plurality of bumping pads and a plurality of wire-bonding pads are formed on the top surface. The bumping pads are disposed on the top surface of the substrate body and a pre-solder material is formed on the bumped pads. The wire-bonding pads are disposed on the top surface of the substrate body and a Ni/Au layer is formed on the wire-bonding pads. In order to avoid the bumping pads and the wire-bonding pads from oxidation during packaging processes. The pre-solder material fully covers the bumping pads to avoid the Au intermetallics generated in a plurality of bumps on a bumped chip during packaging processes. The reliability of the multi-chip stacked package for both flip-chip bumping and wire-bonding applications will be greatly improved.

Inventors

  • 👤 Kun-Ching Chen
  • 👤 Yi-Chuan Ding
  • 👤 Po-Jen Cheng
  • 👤 Chih-Ming Chung
  • 👤 Yun-Hsiang Tien

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 15:44
CPC Classifications
H; H10; H10W; H10W90/00; H10W72/00; H10W72/01; H10W72/012; H10W72/20; H10W72/251; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/851; H10W72/853; H10W72/856; H10W72/874; H10W72/884; H10W72/90; H10W72/941; H10W72/9415; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W74/15; H10W90/701; H10W90/721; H10W90/724; H10W90/731; H10W90/732; H10W90/734; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 108 words
The method for manufacturing a multi-chip package substrate, comprising: providing a substrate body having a top surface and a bottom surface; disposing a plurality of bumping pads and a plurality of wire-bonding pads on the top surface of the substrate body, the wire-bonding pads being arranged around the bumping pads; forming a Ni/Au layer on the wire-bonding pads; and forming a pre-solder material on the bumping pads, further comprising: forming a photoresist layer on the top surface of the substrate body, the photoresist layer having a plurality of openings to expose the wire-bonding pads, the bumping pads being covered by the photoresist layer during forming the Ni/Au layer.
Claim 2
Independent Claim 108 words
The method for manufacturing a multi-chip package substrate, comprising: providing a substrate body having a top surface and a bottom surface; disposing a plurality of bumping pads and a plurality of wire-bonding pads on the top surface of the substrate body, the wire-bonding pads being arranged around the bumping pads; forming a Ni/Au layer on the wire-bonding pads; and forming a pre-solder material on the bumping pads, further comprising: forming a photoresist layer on the top surface of the substrate body, the photoresist layer having a plurality of openings to expose the wire-bonding pads, the bumping pads being covered by the photoresist layer during forming the Ni/Au layer.
Claim 3
Dependent Claim 24 words
The method in accordance with claim 1 , wherein a plurality of ball pads are formed on the bottom surface of the substrate body.
Claim 4
Dependent Claim 18 words
The method in accordance with claim 2 , wherein a protective film is formed on the ball pads.
Claim 5
Dependent Claim 38 words
The method in accordance with claim 3 , wherein the protective film is selected from a group of a Ni/Au layer, a pre-solder material, an organic solderability preservative (OSP), a chemical sputtering Ag layer and a Ni/Pd layer.

References Cited (Backward Citations)

US6157080A Cited
US6353263B1 Cited
US6777796B2 Cited
US6781221B2 Cited
TW515061B Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2009-10-23 2010-04-24 2010-10-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2013-10-23 2014-04-24 2014-10-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2017-10-23 2018-04-24 2018-10-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag