US7096283B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous flash memory with status burst output
Assignee: Round Rock Research LLC
•
Filing: 2004-04-26
•
Granted: 2006-08-22
•
Expires: 2024-04-26
Abstract
Abstract A synchronous flash memory includes an array of non-volatile memory cells. The memory array is arranged in rows and columns, and can be further arranged in addressable blocks. Data communication connections are used for bi-directional data communication with an external device(s), such as a processor or other memory controller. The memory can output data from storage registers on the data communication connections during a series of clock cycles to provide a burst of register data. The memory can also provide the register data in accordance to a defined clock latency value. The register data can include status data, operating setting data, manufacture identification, and memory device identification.
Inventors
- 👤 Frankie F. Roohparvar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 10:55
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1015; G11C7/103; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C7/1018; G11C7/1072; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/20; G11C16/22; G11C16/26
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
126 words
Amethod of operating a synchronous memory device comprising: establishing a read burst length of x-cycles in a mode register such that data output from a status register of the synchronous memory device is output on x-consecutive clock cycles; initiating a register read operation to read data stored in the status register; and outputting data stored in the status register on external data connections for x-consecutive clock cycles; wherein the mode register is used to define the specific operation of the synchronous memory device including selecting at least one of a burst length, a burst type, a CAS latency, and an operating mode, and wherein the status register allows an external processor to monitor the status of an internal state machine during write, erase, and protect operations.
Claim 2
Dependent Claim
126 words
Amethod of operating a synchronous memory device comprising: establishing a read burst length of x-cycles in a mode register such that data output from a status register of the synchronous memory device is output on x-consecutive clock cycles; initiating a register read operation to read data stored in the status register; and outputting data stored in the status register on external data connections for x-consecutive clock cycles; wherein the mode register is used to define the specific operation of the synchronous memory device including selecting at least one of a burst length, a burst type, a CAS latency, and an operating mode, and wherein the status register allows an external processor to monitor the status of an internal state machine during write, erase, and protect operations.
Claim 3
Dependent Claim
33 words
The method of claim 1 further comprises establishing a clock latency of y-cycles, such that the data stored in the status register is output y-clock cycles following the initiation of the register read.
Claim 4
Dependent Claim
24 words
The method of claim 1 wherein the status register contains non-array data such as operating data, status data, manufacture identification, or memory device identification.
Claim 5
Dependent Claim
57 words
Amethod of operating a synchronous memory device comprising: receiving a read status register command; and outputting status register data from the synchronous memory device in response to the read register command for x-clock cycles; wherein the status register allows an external processor to monitor the status of an internal state machine during write, erase, and protect operations.
Claim 6
Dependent Claim
57 words
Amethod of operating a synchronous memory device comprising: receiving a read status register command; and outputting status register data from the synchronous memory device in response to the read register command for x-clock cycles; wherein the status register allows an external processor to monitor the status of an internal state machine during write, erase, and protect operations.
Claim 7
Dependent Claim
20 words
The method of claim 4 wherein the synchronous memory device is a synchronous flash memory device having non-volatile memory cells.
Claim 8
Dependent Claim
20 words
The method of claim 4 wherein the status register data is output y-clock cycles after receiving the read register command.
Claim 9
Dependent Claim
25 words
The method of claim 4 wherein the status register data comprises non-array data such as operating data, status data, manufacture identification, or memory device identification.
Claim 10
Dependent Claim
19 words
The method of claim 4 wherein x-clock cycles is selected from either 2, 4, 8 or 16 clock cycles.
Claim 11
Dependent Claim
113 words
Amethod of reading register data in a synchronous memory device comprising: providing a status register read command from a processor to the memory device; receiving the register read command on an input of the memory device on a first clock cycle; reading status register data stored in a memory register; outputting the status register data during a plurality of clock cycles on data communication connections of the synchronous memory device, wherein outputting the status register data is delayed for a predefined clock latency period after receiving the register read command; wherein the status register allows an external processor to monitor the status of an internal state machine during write, erase, and protect operations.
Claim 12
Dependent Claim
113 words
Amethod of reading register data in a synchronous memory device comprising: providing a status register read command from a processor to the memory device; receiving the register read command on an input of the memory device on a first clock cycle; reading status register data stored in a memory register; outputting the status register data during a plurality of clock cycles on data communication connections of the synchronous memory device, wherein outputting the status register data is delayed for a predefined clock latency period after receiving the register read command; wherein the status register allows an external processor to monitor the status of an internal state machine during write, erase, and protect operations.
Claim 13
Dependent Claim
25 words
The method of claim 9 wherein the status register data comprises non-array data such as operating data, status data, manufacture identification, or memory device identification.
Claim 14
Dependent Claim
36 words
The method of claim 9 further comprises: setting a burst length of the synchronous memory device to define the plurality of clock cycles that the status register data is output; and setting a clock latency period.
Claim 15
Dependent Claim
20 words
The method of claim 11 wherein the burst length is selected from either 2, 4, 8 or 16 clock cycles.
Claim 16
Dependent Claim
20 words
The method of claim 9 wherein the synchronous memory device is a synchronous flash memory device having non-volatile memory cells.
Claim 17
Dependent Claim
74 words
Amethod of operating a synchronous memory device, comprising: programming a status read register with a burst length setting and clock latency setting; placing the memory in a status register read mode; and outputting non-array data from a status register for a series of clock cycles according to the read register programming; wherein the status register allows an external processor to monitor the status of an internal state machine during write, erase, and protect operations.
Claim 18
Dependent Claim
74 words
Amethod of operating a synchronous memory device, comprising: programming a status read register with a burst length setting and clock latency setting; placing the memory in a status register read mode; and outputting non-array data from a status register for a series of clock cycles according to the read register programming; wherein the status register allows an external processor to monitor the status of an internal state machine during write, erase, and protect operations.
Claim 19
Dependent Claim
28 words
The method of claim 14 , wherein outputting further comprises: controlling status register data output using the burst length setting and the clock latency setting of the programming.
Claim 20
Dependent Claim
25 words
The method of claim 14 , and further comprising: providing a memory status signal from the status register upon initiation of a status read command.
Claim 21
Dependent Claim
22 words
The method of claim 14 , wherein the burst length setting is four words and the clock latency setting is three cycles.
References Cited (Backward Citations)
US5041886A
Cited
US5537354A
Cited
US5696917A
Cited
US6026465A
Cited
US5751039A
Cited
US6137133A
Cited
US5600605A
Cited
US5666321A
Cited
US5986943A
Cited
US5749086A
Cited
US5787457A
Cited
US5974514A
Cited
US5764584A
Cited
US5995438A
Cited
US5936903A
Cited
US6038196A
Cited
US5892777A
Cited
US5903496A
Cited
EP0908887A2
Cited
US6141247A
Cited
US5917724A
Cited
US5963502A
Cited
US6580659B1
Cited
US6480429B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2009-08-21 | 2010-02-20 | 2010-08-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2013-08-21 | 2014-02-20 | 2014-08-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2017-08-21 | 2018-02-20 | 2018-08-22 | $7700.00 | Window Closed / Lapsed |