Patent US6861907B2 successfully refreshed from Google Patents.
US6861907B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power amplifier
Assignee: Mitsubishi Electric Corp
•
Filing: 2003-09-05
•
Granted: 2005-03-01
•
Expires: 2023-09-05
Abstract
Abstract A power amplifier includes a first amplifier acting as an inverse Class F amplifier and having a first transistor and a first two-tenuinal network, a second amplifier acting as a Class F amplifier and having a second transistor and a second two-terminal network, a power distribution circuit for distributing an input signal to the first transistor and the second transistor such that a phase difference between signals supplied to the first transistor and the second transistor reaches about 90 degrees, a distributed line for controlling an output load of the first transistor through an impedance transformation based on an operating state of the second transistor, and a bias circuit for biasing the first transistor and the second transistor such that different harmonic processing conditions are set in the first amplifier and the second amplifier.
Inventors
- 👤 Seiki Gotou
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 13:33
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/02; H03F1/0205; H03F1/0288; H03F3/00; H03F3/60; H03F3/602; H03F3/604; H03F2203/00; H03F2203/20; H03F2203/21; H03F2203/211; H03F2203/21106; H03F2203/21142
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
337 words
A power amplifier comprising: a first amplifier including a first transistor for signal amplification, a first two-terminal network for giving an open-circuit condition or a sufficiently large load to an even-numbered harmonic frequency of a signal frequency and giving a short-circuiting condition or a sufficiently small load to an odd-numbered harmonic frequency of the signal frequency, and which is provided at an output side of the first transistor, a first input matching circuit for impedance matching the signal frequency, and which is provided at an input side of the first transistor, and a first output matching circuit for impedance matching the signal frequency, and which is provided at the output side of the first transistor; a second amplifier including a second transistor for signal amplification, a second two-terminal network for giving the short-circuiting condition or the sufficiently small load to the even-numbered harmonic frequency of the signal frequency and giving the open-circuit condition or the sufficiently large load to the odd-numbered harmonic frequency of the signal frequency, and which is provided at an output side of the second transistor, a second input matching circuit for impedance matching the signal frequency, and which is provided at an input side of the second transistors and a second output matching circuit for impedance matching the signal frequency, and which is provided at the output side of the second transistor; a power distribution circuit for distributing an input signal to the first transistor and the second transistor such that a phase difference between signals supplied to the first transistor and the second transistor reaches about 90 degrees, and which is connected between an input of the first amplifier and an input of the second amplifier; a distributed line for controlling an output load of the first transistor through an impedance transformation based on an operating state of the second transistor, and which is connected between an output of the first amplifier and an output of the second amplifier; and a bias circuit for biasing the first transistor and the second transistor.
Claim 2
Dependent Claim
337 words
A power amplifier comprising: a first amplifier including a first transistor for signal amplification, a first two-terminal network for giving an open-circuit condition or a sufficiently large load to an even-numbered harmonic frequency of a signal frequency and giving a short-circuiting condition or a sufficiently small load to an odd-numbered harmonic frequency of the signal frequency, and which is provided at an output side of the first transistor, a first input matching circuit for impedance matching the signal frequency, and which is provided at an input side of the first transistor, and a first output matching circuit for impedance matching the signal frequency, and which is provided at the output side of the first transistor; a second amplifier including a second transistor for signal amplification, a second two-terminal network for giving the short-circuiting condition or the sufficiently small load to the even-numbered harmonic frequency of the signal frequency and giving the open-circuit condition or the sufficiently large load to the odd-numbered harmonic frequency of the signal frequency, and which is provided at an output side of the second transistor, a second input matching circuit for impedance matching the signal frequency, and which is provided at an input side of the second transistors and a second output matching circuit for impedance matching the signal frequency, and which is provided at the output side of the second transistor; a power distribution circuit for distributing an input signal to the first transistor and the second transistor such that a phase difference between signals supplied to the first transistor and the second transistor reaches about 90 degrees, and which is connected between an input of the first amplifier and an input of the second amplifier; a distributed line for controlling an output load of the first transistor through an impedance transformation based on an operating state of the second transistor, and which is connected between an output of the first amplifier and an output of the second amplifier; and a bias circuit for biasing the first transistor and the second transistor.
Claim 3
Dependent Claim
32 words
The power amplifier according to claim 1 , further comprising, a phase adjusting circuit for adjusting a phase difference between the signals supplied to the first amplifier and to the second amplifier.
Claim 4
Dependent Claim
81 words
The power amplifier according to claim 1 , wherein the bias circuit is provided between an output terminal of the first transistor and an output terminal of the second transistor and includes a filter for passing only a harmonic band frequency in the signal frequency between the output terminal of the first transistor and the output terminal of the second transistor, and a harmonic processing circuit for processing a higher harmonic wave generated in the first transistor and the second transistor.
Claim 5
Dependent Claim
81 words
The power amplifier according to claim 1 , wherein the bias circuit is provided between an input terminal of the first transistor and an input terminal of the second transistor and includes a filter for passing only a harmonic band frequency in the signal frequency between the input terminal of the first transistor and the input terminal of the second transistor, and a harmonic processing circuit for processing a higher harmonic wave generated in the first transistor and the second transistor.
Claim 6
Dependent Claim
16 words
The power amplifier according to claim 3 , wherein the bias circuit further includes an isolator.
Claim 7
Dependent Claim
16 words
The power amplifier according to claim 4 , wherein the bias circuit further includes an isolator.
Claim 8
Dependent Claim
47 words
The power amplifier according to claim 3 , further comprising: a first directional coupler which is provided at a junction of the bias circuit and the first transistor; and a second directional coupler which is provided at a junction of the bias circuit and the second transistor.
Claim 9
Dependent Claim
47 words
The power amplifier according to claim 4 , further comprising: a first directional coupler which is provided at a junction of the bias circuit and the first transistor; and a second directional coupler which is provided at a junction of the bias circuit and the second transistor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-02-29 | 2008-08-30 | 2009-03-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-02-29 | 2012-08-30 | 2013-03-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-02-29 | 2016-08-30 | 2017-03-01 | $7700.00 | Window Closed / Lapsed |