← Back to Patent Explorer
US6853038B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device and method for manufacturing the same

Assignee: Seiko Epson Corp
•
Filing: 2003-03-06
•
Granted: 2005-02-08
•
Expires: 2023-03-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device and a method for manufacturing the same are provided having a high breakdown voltage transistor and a low breakdown voltage transistor with different driving voltages in a common substrate. The semiconductor device includes: a semiconductor substrate of a first conductivity type; a first well of a second conductivity type formed in the semiconductor substrate; a second well of the first conductivity type formed within the first well; a third well of the second conductivity type formed within the first well; a low breakdown voltage transistor of the second conductivity type formed at the second well; a low breakdown voltage transistor of the first conductivity type formed at the third well; and a high breakdown voltage transistor of the first conductivity type formed at the first well. The second well and the third well have an impurity concentration higher than an impurity concentration of the first well.

Inventors

  • 👤 Masahiro Hayashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 11:39
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0191; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 118 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type; a first well of a second conductivity type formed in the semiconductor substrate; a second well of the first conductivity type formed within the first well; a third well of the second conductivity type formed within the first well; a low breakdown voltage transistor of the second conductivity type formed at the second well; a low breakdown voltage transistor of the first conductivity type formed at the third well; and a high breakdown voltage transistor of the first conductivity type formed at the first well, wherein the second well and the third well have an impurity concentration higher than an impurity concentration of the first well.
Claim 2
Dependent Claim 118 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type; a first well of a second conductivity type formed in the semiconductor substrate; a second well of the first conductivity type formed within the first well; a third well of the second conductivity type formed within the first well; a low breakdown voltage transistor of the second conductivity type formed at the second well; a low breakdown voltage transistor of the first conductivity type formed at the third well; and a high breakdown voltage transistor of the first conductivity type formed at the first well, wherein the second well and the third well have an impurity concentration higher than an impurity concentration of the first well.
Claim 3
Dependent Claim 39 words
A semiconductor device according to claim 1 , further comprising a fourth well of the first conductivity type formed in the semiconductor substrate, and a high breakdown voltage transistor of the second conductivity type formed at the fourth well.
Claim 4
Dependent Claim 32 words
A semiconductor device according to claim 1 , wherein a ratio of the breakdown voltages of the low breakdown voltage transistor and the high breakdown voltage transistor is about 3 to 60.
Claim 5
Dependent Claim 34 words
A semiconductor device according to claim 1 , wherein a ratio of the depths of the second well and the third well with respect to the first well is about 2 to 5, respectively.
Claim 6
Dependent Claim 19 words
A semiconductor device according to claim 1 , wherein the high breakdown voltage transistor has an offset gate structure.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2008-02-08 2008-08-09 2009-02-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2012-02-08 2012-08-09 2013-02-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2016-02-08 2016-08-09 2017-02-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag