Patent US1408910A successfully refreshed from Google Patents.
US6804497B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Partitioned radio-frequency apparatus and associated methods
Assignee: Silicon Laboratories Inc
•
Filing: 2001-03-29
•
Granted: 2004-10-12
•
Expires: 2021-03-29
Abstract
Abstract Radio-frequency (RF) apparatus includes receiver analog circuitry that receives an RF signal and provides at least one digital signal to receiver digital circuitry that functions in cooperation with the receiver analog circuitry. The receiver analog circuitry and the receiver digital circuitry are partitioned so that interference effects between the receiver analog circuitry and the receiver digital circuitry tend to be reduced.
Inventors
- 👤 Donald A. Kerth
- 👤 Richard T. Behrens
- 👤 Jeffrey W. Scott
- 👤 G. Diwakar Vishakhadatta
- 👤 G. Tyson Tuttle
- 👤 Vishnu Shankar Srinivasan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:47
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/0003; H04B1/06; H04B1/10; H04B1/109; H04B1/16; H04B1/26; H04B1/28; H04B1/38; H04B1/40; H04B1/403; H04B1/406; H04B15/00; H04B15/02; H04B15/04; H04B2215/00; H04B2215/064
Claims Analysis
Total Claims: 40
Claim 1
Independent Claim
113 words
A radio-frequency (RF) transceiver, comprising: a first circuit partition, comprising: receiver analog circuitry configured to accept a received RF signal and to provide at least one digital output signal; and transmitter circuitry configured to receive at least one transmit input signal and to provide a transmit RF signal; a second circuit partition, comprising local-oscillator circuitry configured to accept a reference signal, the local oscillator circuitry further configured to provide a radio-frequency (RF) signal to the receiver analog circuitry and to the transmitter circuitry, wherein the first circuit partition and the second circuit partition are partitioned so that interference effects between the first circuit partition and the second circuit partition tend to be reduced.
Claim 2
Dependent Claim
113 words
A radio-frequency (RF) transceiver, comprising: a first circuit partition, comprising: receiver analog circuitry configured to accept a received RF signal and to provide at least one digital output signal; and transmitter circuitry configured to receive at least one transmit input signal and to provide a transmit RF signal; a second circuit partition, comprising local-oscillator circuitry configured to accept a reference signal, the local oscillator circuitry further configured to provide a radio-frequency (RF) signal to the receiver analog circuitry and to the transmitter circuitry, wherein the first circuit partition and the second circuit partition are partitioned so that interference effects between the first circuit partition and the second circuit partition tend to be reduced.
Claim 3
Dependent Claim
22 words
The transceiver of claim 1 , in which the transmitter circuitry within the first circuit partition comprises transmit voltage-controlled oscillator (VCO) circuitry.
Claim 4
Dependent Claim
33 words
The transceiver of claim 2 , in which the receiver analog circuitry provides the at least one digital output signal to baseband processor circuitry external to both the first and second circuit partitions.
Claim 5
Dependent Claim
75 words
The transceiver of claim 3 , in which the receiver analog circuitry comprises: analog down-converter circuitry configured to accept the received RE signal, the down-converter circuitry further configured to provide an analog down-converted signal; and analog-to-digital converter (ADC) circuitry coupled to the baseband processor circuitry, the analog-to-digital converter circuitry configured to receive the analog down-converted signal, the analog-to-digital circuitry further configured to provide the at least one digital output signal of the receiver analog circuitry.
Claim 6
Dependent Claim
50 words
The transceiver of claim 4 , which the transmitter circuitry comprises baseband up-converter circuitry configured to accept the at least one transmit input signal, the baseband up-converter circuitry further configured to provide an intermediate frequency (IF) signal to offset phase-lock loop (PLL) circuitry coupled to the transmit voltage-controlled oscillator circuitry.
Claim 7
Dependent Claim
34 words
The transceiver of claim 5 , comprising reference generator circuitry external to both the first and second circuit partitions, the reference generator circuitry configured to provide the reference signal to the second circuit partition.
Claim 8
Dependent Claim
18 words
The transceiver of claim 6 , in which the reference generator circuitry resides within the baseband processor circuitry.
Claim 9
Dependent Claim
45 words
The transceiver of claim 6 , in which the baseband processor circuitry receives the at least one digital output signal of the receiver analog circuitry, and in which the baseband processor circuitry provides the at least one transmit input signal to the baseband up-converter circuitry.
Claim 10
Dependent Claim
31 words
The transceiver of claim 8 , in which the first circuit partition resides within a first integrated circuit device and the second circuit partition resides within a second integrated circuit device.
Claim 11
Dependent Claim
57 words
The transceiver of claim 2 , comprising a third circuit partition that includes receiver digital circuitry configured to receive the at least one digital output signal of the receiver analog circuitry, wherein the first, second, and third circuit partitions are partitioned so that interference effects among the first, second, and third circuit partitions tend to be reduced.
Claim 12
Dependent Claim
67 words
The transceiver of claim 10 , in which in which the receiver analog circuitry comprises: analog down-converter circuitry configured to accept the received RF signal, the down-converter circuitry further configured to provide an analog down-converted signal; and analog-to-digital converter (ADC) circuitry configured to receive the analog down-converted signal, the analog-to-digital circuitry further configured to provide the at least one digital output signal of the receiver analog circuitry.
Claim 13
Dependent Claim
74 words
The transceiver of claim 11 , in which the receiver digital circuitry comprises: digital down-converter circuitry configured to accept the at least one digital output signal of the receiver analog circuitry, the digital down-converter circuitry further configured to provide at least one digital down-converted signal; and digital filter circuitry configured to receive the at least one digital down-converted digital signal, the digital filter circuitry further configured to provide at least one digital filtered signal.
Claim 14
Dependent Claim
50 words
The transceiver of claim 12 , which the transmitter circuitry comprises baseband up-converter circuitry configured to accept the at least one transmit input signal, the baseband up-converter circuitry further configured to provide an intermediate frequency (IF) signal to offset phase-lock loop (PLL) circuitry coupled to the transmit voltage-controlled oscillator circuitry.
Claim 15
Dependent Claim
36 words
The transceiver of claim 13 , comprising reference generator circuitry external to the first, second, and third circuit partitions, the reference generator circuitry configured to provide the reference signal to the second and third circuit partitions.
Claim 16
Dependent Claim
45 words
The transceiver of claim 14 , in which external baseband processor circuitry receives the at least one filtered digital signal of the digital filter circuitry, and in which the baseband processor circuitry provides to the baseband up-converter circuitry the at least one transmit input signal.
Claim 17
Dependent Claim
18 words
The transceiver of claim 15 , in which the reference generator circuitry resides within the baseband processor circuitry.
Claim 18
Dependent Claim
42 words
The transceiver of claim 16 , in which the first circuit partition resides within a first integrated circuit device, the second circuit partition resides within a second integrated circuit device, and the third circuit partition resides within a third integrated circuit device.
Claim 19
Dependent Claim
44 words
The transceiver of claim 14 , in which the receiver digital circuitry comprises digital-to-analog converter (DAC) circuitry configured to accept from the digital filter circuitry the at least one filtered digital signal, the digital-to-analog-converter circuitry configured to provide at least one analog receive signal.
Claim 20
Dependent Claim
41 words
The transceiver of claim 18 , which the first circuit partition resides within a first integrated circuit device, the second circuit partition resides within a second integrated circuit device, and the third circuit partition resides within a third integrated circuit device.
Claim 21
Independent Claim
127 words
A method of partitioning radio-frequency (RF) transceiver circuitry, comprising: providing a first circuit partition that includes a receiver analog circuitry and a transmitter circuitry; utilizing the receiver analog circuitry to accept a received RF signal and to provide at least one digital output signal; utilizing the transmitter circuitry to receive at least one transmit input signal and to provide a transmit RF signal; providing a second circuit partition that includes local-oscillator circuitry; utilizing the local-oscillator circuitry to accept a reference signal, and to provide a radio-frequency (RF) signal to the receiver analog circuitry and to the transmitter circuitry; and partitioning the first circuit partition and the second circuit partition so that interference effects between the first circuit partition and the second circuit partition tend to be reduced.
Claim 22
Independent Claim
127 words
A method of partitioning radio-frequency (RF) transceiver circuitry, comprising: providing a first circuit partition that includes a receiver analog circuitry and a transmitter circuitry; utilizing the receiver analog circuitry to accept a received RF signal and to provide at least one digital output signal; utilizing the transmitter circuitry to receive at least one transmit input signal and to provide a transmit RF signal; providing a second circuit partition that includes local-oscillator circuitry; utilizing the local-oscillator circuitry to accept a reference signal, and to provide a radio-frequency (RF) signal to the receiver analog circuitry and to the transmitter circuitry; and partitioning the first circuit partition and the second circuit partition so that interference effects between the first circuit partition and the second circuit partition tend to be reduced.
Claim 23
Dependent Claim
20 words
The method of claim 20 , which further comprises including within the transmitter circuitry a transmit voltage-controlled oscillator (VCO) circuitry.
Claim 24
Dependent Claim
36 words
The method of claim 21 , which further includes utilizing the receiver analog circuitry to provide the at least one digital output signal to baseband processor circuitry external to both the first and second circuit partitions.
Claim 25
Dependent Claim
83 words
The method of claim 22 , which further includes: including analog down-converter circuitry within the receiver analog circuitry; utilizing the analog down-converter circuitry to accept the received RF signal and to supply an analog down-converted signal; providing analog-to-digital converter (ADC) circuitry within the receiver analog circuitry; coupling the analog-to-digital converter circuitry to the baseband processor circuitry; and utilizing the analog-to-digital converter circuitry to receive the analog down-converted signal and to supply the at least one digital output signal of the receiver analog circuitry.
Claim 26
Dependent Claim
65 words
The method of claim 23 , which further includes: providing offset phase-lock loop (PLL) circuitry; coupling the offset phase-lock loop circuitry to the transmit voltage-controlled oscillator circuitry; including within the transmitter circuitry a baseband up-converter circuitry; and utilizing the baseband up-converter circuitry to accept the at least one transmit input signal and to supply an intermediate frequency (IF) signal to the offset phase-lock loop circuitry.
Claim 27
Dependent Claim
38 words
The method of claim 24 , which further comprises: providing reference generator circuitry external to both the first and second circuit partitions; and utilizing the reference generator circuitry to provide the reference signal to the second circuit partition.
Claim 28
Dependent Claim
19 words
The method of claim 25 , which further comprises including the reference generator circuitry within the baseband processor circuitry.
Claim 29
Dependent Claim
43 words
The method of claim 25 , which further includes utilizing the baseband processor circuitry to receive the at least one digital output signal of the receiver analog circuitry and to supply the at least one transmit input signal to the baseband up-converter circuitry.
Claim 30
Dependent Claim
32 words
The method of claim 27 , which further includes: integrating the first circuit partition within a first integrated circuit device; and integrating the second circuit partition within a second integrated circuit device.
Claim 31
Dependent Claim
63 words
The method of claim 21 , which further comprises: providing a third circuit partition that includes receiver digital circuitry; utilizing the receiver digital circuitry to receive the at least one digital output signal of the receiver analog circuitry; and partitioning the first, second, and third circuit partitions so that interference effects among the first, second, and third circuit partitions tend to be reduced.
Claim 32
Dependent Claim
71 words
The method of claim 29 , which further comprises: providing analog down-converter circuitry within the receiver analog circuitry; utilizing the analog down-converter circuitry to accept the received RF signal and to supply an analog down-converted signal; providing analog-to-digital converter (ADC) circuitry within the receiver analog circuitry; and converting the analog down-converted signal into the at least one digital output signal of the receiver analog circuitry by using the analog-to-digital converter circuitry.
Claim 33
Dependent Claim
79 words
The method of claim 30 , which further comprises: providing digital down-converter circuitry within the receiver digital circuitry; utilizing the digital down-converter circuitry to accept the at least one digital output signal of the receiver analog circuitry and to supply at least one digital down-converted signal; providing digital filter circuitry within the receiver digital circuitry; and filtering the at least one digital down-converted digital signal by using the digital filter circuitry to produce at least one digital filtered signal.
Claim 34
Dependent Claim
64 words
The method of claim 31 , which further comprises: providing offset phase-lock loop (PLL) circuitry; coupling the offset phase-lock loop circuitry to the transmit voltage-controlled oscillator circuitry; including baseband up-converter circuitry within the transmitter circuitry; and utilizing the baseband up-converter circuitry to accept the at least one transmit input signal and to supply an intermediate frequency (IF) signal to the offset phase-lock loop circuitry.
Claim 35
Dependent Claim
40 words
The method of claim 32 , which further includes: providing reference generator circuitry external to the first, second, and third circuit partitions; and utilizing the reference generator circuitry to provide the reference signal to the second and third circuit partitions.
Claim 36
Dependent Claim
50 words
The method of claim 35 , which further includes: providing external baseband processor circuitry; and utilizing the external baseband processor circuitry to receive the at least one filtered digital signal of the digital filter circuitry and to supply to the baseband up-converter circuitry the at least one transmit input signal.
Claim 37
Dependent Claim
19 words
The method of claim 34 , which further comprises providing the reference generator circuitry within the baseband processor circuitry.
Claim 38
Dependent Claim
43 words
The method of claim 35 , which further comprises: integrating the first circuit partition within a first integrated circuit device; integrating the second circuit partition within a second integrated circuit device; and integrating the third circuit partition within a third integrated circuit device.
Claim 39
Dependent Claim
48 words
The method of claim 33 , which further comprises: providing digital-to-analog converter (DAC) circuitry within the receiver digital circuitry; and utilizing the digital-to-analog converter circuitry to accept from the digital filter circuitry the at least one filtered digital signal and to provide at least one analog receive signal.
Claim 40
Dependent Claim
43 words
The method of claim 37 , which further comprises: integrating the first circuit partition within a first integrated circuit device; integrating the second circuit partition within a second integrated circuit device; and integrating the third circuit partition within a third integrated circuit device.
References Cited (Backward Citations)
US4070632A
Cited
US4236252A
Cited
US4468790A
Cited
US4584659A
Cited
US4623926A
Cited
US4562591A
Cited
US4627021A
Cited
US4604720A
Cited
US4713563A
Cited
US4680588A
Cited
US4797845A
Cited
US4692737A
Cited
US4857928A
Cited
US4912729A
Cited
US4989074A
Cited
US5267272A
Cited
GB2233518A
Cited
US5050192A
Cited
US5194826A
Cited
US5157343A
Cited
US5469475A
Cited
US5124705A
Cited
US5235410A
Cited
US5083304A
Cited
US5243345A
Cited
US5142695A
Cited
US5341135A
Cited
US5241310A
Cited
US5345406A
Cited
US5557642A
Cited
US5283578A
Cited
US5430890A
Cited
EP0643477A2
Cited
US5442353A
Cited
US5451948A
Cited
US5500645A
Cited
US5742189A
Cited
US5740524A
Cited
US5764171A
Cited
US5758276A
Cited
US5828955A
Cited
US5712628A
Cited
US5859878A
Cited
US5973601A
Cited
US5862465A
Cited
US6002925A
Cited
US6035186A
Cited
US6075979A
Cited
US6148048A
Cited
WO1999022456A2
Cited
US6539066B1
Cited
US6167245A
Cited
WO2000001074A2
Cited
WO2000011794A1
Cited
WO2000022735A1
Cited
US6343207B1
Cited
US6323735B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-10-12 | 2008-04-12 | 2008-10-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-10-12 | 2012-04-12 | 2012-10-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-10-12 | 2016-04-12 | 2016-10-12 | $7700.00 | Window Closed / Lapsed |