← Back to Patent Explorer
US5341135A Expired / Lapsed US ⏱️ 0.0 years remaining

Analogue-to-digital converters, digital-to-analogue converters, and digital modulators

Assignee: Selex Elsag Ltd
•
Filing: 1992-04-30
•
Granted: 1994-08-23
•
Expires: 2012-04-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An analog-to-digital converter includes a filter having an input for receiving, via a summing node, a signal derived from the analog input signal. A first quantizer produces a first digital signal from a signal derived from the output of the filter. A feedback loop feeds a signal derived from the first digital signal to be combined in analog form with the signal derived from the analog input signal at the summing node, so that the filter in use receives an error signal representing the difference between the signal derived from the analog input signal and the analog representation of the first digital signal. An error signal filter filters the error signal to remove noise outside the passband of the analog-to-digital converter. A second quantizer produces a second digital signal representative of the filtered error signal, and a combining circuitry combines the first and second digital signals to produce a digital output signal representative of the analog input signal.

Inventors

  • 👤 Timothy H. B. Pearce

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 21:27
CPC Classifications
H; H03; H03M; H03M7/00; H03M7/30; H03M7/3002; H03M7/3004; H03M7/3006; H03M3/00; H03M3/30; H03M3/39; H03M3/412; H03M3/414; H03M3/38; H03M3/386; H03M3/388; H03M7/3015; H03M7/302; H03M7/3022

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 206 words
An analog-to-digital converter comprising: an input for analog signals; filter means having an input for receiving, from a summing node, an error signal; first quantizing means for producing a first digital signal from a signal derived from the output of the filter means; a feedback loop for feeding a signal derived from the first digital signal to be combined in analog form with a signal derived from the analog input signal at the summing node, so that the filter means in use receives the error signal representing the total error between the signal derived from the analog input signal and the analog representation of the first digital signal; means for filtering the error signal to remove noise outside the passband of the analog-to-digital converter; second quantizing means for producing a second digital signal representative of the filtered error signal; means for combining the first and second digital signals to produce a digital output signal representative of the analog input signal; an equalization network for offsetting phase and amplitude errors introduced by the filtering means and by the second quantizing means before the first and second digital signals are combined; and means for calibrating the equalization network by means of a test signal at intervals of time.
Claim 2
Dependent Claim 206 words
An analog-to-digital converter comprising: an input for analog signals; filter means having an input for receiving, from a summing node, an error signal; first quantizing means for producing a first digital signal from a signal derived from the output of the filter means; a feedback loop for feeding a signal derived from the first digital signal to be combined in analog form with a signal derived from the analog input signal at the summing node, so that the filter means in use receives the error signal representing the total error between the signal derived from the analog input signal and the analog representation of the first digital signal; means for filtering the error signal to remove noise outside the passband of the analog-to-digital converter; second quantizing means for producing a second digital signal representative of the filtered error signal; means for combining the first and second digital signals to produce a digital output signal representative of the analog input signal; an equalization network for offsetting phase and amplitude errors introduced by the filtering means and by the second quantizing means before the first and second digital signals are combined; and means for calibrating the equalization network by means of a test signal at intervals of time.
Claim 3
Dependent Claim 41 words
An analog-to-digital converter as claimed in claim 1, wherein the test signal is applied in use in place of the output of the first quantizing means with the analog input signal being set to zero and the feedback loop being broken.
Claim 4
Dependent Claim 25 words
An analog to digital converter as claimed in claim 2, wherein the phase and amplitude errors are measured in use immediately before the combining means.
Claim 5
Dependent Claim 31 words
An analog-to-digital converter as claimed in claim 1, wherein the first quantizing means forms part of a sigma-delta converter, and the second quantizing means is formed by an identical sigma-delta converter.
Claim 6
Dependent Claim 33 words
An analog-to-digital converter as claimed in claim 1, wherein the output of the error filter means is connected to an amplifier, the output of the amplifier being connected to the second quantizing means.
Claim 7
Dependent Claim 17 words
An analog-to-digital converter as claimed in claim 1, wherein the filter means has a low pass characteristic.
Claim 8
Dependent Claim 24 words
An analog-to-digital converter as claimed in claim 6, wherein the filter means includes an integrator in at least one stage of the filter means.
Claim 9
Dependent Claim 16 words
An analog-to-digital converter as claimed in claim 1, wherein the filter means has a bandpass characteristic.
Claim 10
Dependent Claim 30 words
An analog-to-digital converter as claimed in claim 8, including means for mixing the first and second digital signal with quadrature local oscillator signals to provide baseband I and Q signals.

References Cited (Backward Citations)

GB2202100A Cited
EP0308194A2 Cited
EP0328318A2 Cited
US4862169A Cited
US4943807A Cited
EP0368610A2 Cited
US4999627A Cited
US5124703A Cited
US5153593A Cited
EP0463686A1 Cited
US5124705A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-22 1998-02-21 1998-08-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-22 2002-02-21 2002-08-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-22 2006-02-21 2006-08-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag