Current switched magnetoresistive memory cell

Claim 2

A ferromagnetic thin-film based digital memory cell, said memory cell comprising: a substrate; and a bit structure formed of a plurality of layers provided in a selected sequence between a pair of electrodes in electrical contact therewith at opposite ends of said sequence and supported on said substrate comprising: a memory film of an anisotropic ferromagnetic material capable of conducting an electrical current therethrough; a source layer positioned on one side of said memory film capable of conducting an electrical current therethrough so that a majority of conduction electrons passing therefrom have a selected spin orientation; and a disruption layer positioned on another side of said memory film capable of conducting an electrical current therethrough so that conduction electrons spins passing therefrom are substantially random in orientation.

Claim 3

The device of claim 1 further comprising an electrically insulative intermediate layer provided between said source layer and said memory film.

Claim 4

The device of claim 1 wherein said source layer is a first source layer and said memory film is a first memory film, and further comprises a second memory film of an anisotropic ferromagnetic material positioned on an opposite side of said disruption layer from said first memory film and capable of conducting an electrical current therethrough, and a second source layer positioned on an opposite side of said second memory film from said disruption layer capable of conducting an electrical current therethrough so that a majority of conduction electrons passing therefrom have a selected spin orientation.

Claim 5

The device of claim 1 wherein a said memory film and said source layer have a length along a selected direction and a width substantially perpendicular thereto that is smaller in extent than said length and have a shaped end portion extending over a portion of said length in which said width gradually reduces to zero at that corresponding end thereof.

Claim 6

The device of claim 1 wherein said source layer is of a ferromagnetic material and further comprising a magnetization reference layer positioned at least in part on a side of said source layer opposite said memory film and resulting in said source layer having a relatively fixed magnetization direction.

Claim 7

The device of claim 3 further comprising a first electrically insulative intermediate layer provided between said first source layer and said first memory film, and a second electrically insulative intermediate layer provided between said second source layer and said second memory film.

Claim 8

The device of claim 3 further comprising a first electrically insulative intermediate layer provided between said first source layer and said first memory film, and a conductive intermediate layer provided between said second source layer and said second memory film.

Claim 9

The device of claim 3 wherein said first and second source layers are of ferromagnetic materials and further comprising a first magnetization reference layer positioned at least in part on a side of said first source layer opposite said first memory film and resulting in said first source layer having a relatively fixed magnetization direction, and a second magnetization reference layer positioned at least in part on a side of said second source layer opposite said second memory film and resulting in said second source layer having a relatively fixed magnetization direction.

Claim 10

The apparatus of claim 5 wherein said magnetization reference layer comprises an antiferromagnetic layer.

Claim 11

The apparatus of claim 8 wherein said first magnetization reference layer comprises a first antiferromagnetic layer, and said second magnetization reference layer comprises a second antiferromagnetic layer.

Claim 12

The apparatus of claim 9 wherein said magnetization reference layer further comprises a reference ferromagnetic thin-film layer provide between said antiferromagnetic layer and said source layer but separated from said source layer by an antiparallel magnetization directing layer forcing those magnetizations of said reference ferromagnetic thin-film layer and said source layer to be oppositely directed.

Claim 13

The apparatus of claim 10 wherein said first magnetization reference layer farther comprises a first reference ferromagnetic thin-film layer provide between said first antiferromagnetic layer and said first source layer but separated from said first source layer by a first antiparallel magnetization directing layer forcing those magnetizations of said first reference ferromagnetic thin-film layer and said first source layer to be oppositely directed, and a second reference ferromagnetic thin-film layer provide between said second antiferromagnetic layer and said second source layer but separated from said second source layer by a second antiparallel magnetization directing layer forcing those magnetizations of said second reference ferromagnetic thin-film layer and said second source layer to be oppositely directed.

Claim 14

The device of claim 1 wherein said substrate further comprises a monolithic integrated circuit structure containing electronic circuit components of which at least one is electrically connected to one of said electrodes.

Claim 15

The device of claim 2 wherein said electrically insulative intermediate layer is sufficiently thin so as to have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 16

The device of claim 2 wherein said source layer is of a ferromagnetic material and further comprising a magnetization reference layer positioned at least in part on a side of said source layer opposite said memory film and resulting in said source layer having a relatively fixed magnetization direction.

Claim 17

The device of claim 6 wherein said first and second source layers are of ferromagnetic materials and further comprising a first magnetization reference layer positioned at least in part on a side of said first source layer opposite said first memory film and resulting in said first source layer having a relatively fixed magnetization direction, and a second magnetization reference layer positioned at least in part on a side of said second source layer opposite said second memory film and resulting in said second source layer having a relatively fixed magnetization direction.

Claim 18

The device of claim 6 wherein said first and second electrically insulative intermediate layers are sufficiently thin so as to each have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 19

The device of claim 9 further comprising a plurality of memory cells including said memory cell and an electrical current conductor positioned across an insulating layer from said memory cell.

Claim 20

The device of claim 10 further comprising a plurality of memory cells including said memory cell and an electrical current conductor positioned across an insulating layer from said memory cell.

Claim 21

The device of claim 11 wherein said source layer and said reference ferromagnetic thin-film layer are of unequal thicknesses.

Claim 22

The device of claim 12 wherein said first source layer and said first reference ferromagnetic thin-film layer are of unequal thicknesses, and said second source layer and said second reference ferromagnetic thin-film layer are of unequal thicknesses.

Claim 23

The device of claim 15 wherein said electrically insulative intermediate layer is sufficiently thin so as to have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 24

The device of claim 16 wherein said first and second electrically insulative intermediate layers are sufficiently thin so as to each have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 25

The device of claim 18 wherein said plurality of memory cells are each supported on a substrate and separated from one another by spacer material therebetween, and wherein a magnetic material layer in said magnetization reference layer has a characteristic magnetic property that is maintained below a critical temperature above which such magnetic property is not maintained, said memory cells each having a first interconnection structure providing electrical contact thereto positioned against at least one side thereof, and said electrical conductor exhibits sufficient electrical resistance where across from a said memory cell for a sufficient electrical current therethrough to cause substantial heating of said memory cell to raise temperatures thereof to have said magnetic material layer therein approach said critical temperature thereof while being substantially above temperatures of at least an adjacent said memory cell because of sufficient extents of, and smallness of thermal conductivities of, said first interconnection structure positioned against said memory cell and of those portions of said substrate and said spacer material positioned thereabout.

Claim 26

The device of claim 19 wherein said plurality of memory cells are each supported on a substrate and separated from one another by spacer material therebetween, and wherein a magnetic material layer in said first magnetization reference layer has a characteristic magnetic property that is maintained below a critical temperature above which such magnetic property is not maintained, said memory cells each having a first interconnection structure providing electrical contact thereto positioned against at least one side thereof, and said electrical conductor exhibits sufficient electrical resistance where across from a said memory cell for a sufficient electrical current therethrough to cause substantial heating of said memory cell to raise temperatures thereof to have said magnetic material layer therein approach said critical temperature thereof while being substantially above temperatures of at least an adjacent said memory cell because of sufficient extents of, and smallness of thermal conductivities of, said first interconnection structure positioned against said memory cell and of those portions of said substrate and said spacer material positioned thereabout.

Claim 27

A ferromagnetic thin-film based digital memory cell, said memory cell comprising: a substrate; and a bit structure formed of a plurality of layers provided in a selected sequence between a pair of electrodes in electrical contact therewith at opposite ends of said sequence and supported on said substrate comprising: an electrically insulative intermediate layer; a source layer on one side of said insulative, intermediate layer capable of conducting an electrical current therethrough so that a majority of conduction electrons passing therefrom have a selected spin orientation; a memory film of an anisotropic ferromagnetic material on another side of said insulative intermediate layer capable of conducting an electrical current therethrough; and an antiparallel maintenance layer adjacent to a ferromagnetic material layer together on a side of at least one of said source layer and said memory film across from said intermediate layer.

Claim 28

A ferromagnetic thin-film based digital memory cell, said memory cell comprising: a substrate; and a bit structure formed of a plurality of layers provided in a selected sequence between a pair of electrodes in electrical contact therewith at opposite ends of said sequence and supported on said substrate comprising: an electrically insulative intermediate layer; a source layer on one side of said insulative, intermediate layer capable of conducting an electrical current therethrough so that a majority of conduction electrons passing therefrom have a selected spin orientation; a memory film of an anisotropic ferromagnetic material on another side of said insulative intermediate layer capable of conducting an electrical current therethrough; and an antiparallel maintenance layer adjacent to a ferromagnetic material layer together on a side of at least one of said source layer and said memory film across from said intermediate layer.

Claim 29

The device of claim 26 wherein said substrate further comprises a monolithic integrated circuit structure containing electronic circuit components of which at least one is electrically connected to one of said electrodes.

Claim 30

The device of claim 26 wherein said source layer is a first source layer and said memory film is a first memory film, and further comprises a second memory film of an anisotropic ferromagnetic material positioned on an opposite side of said antiparallel maintenance layer from said first memory film and capable of conducting an electrical current therethrough, and a second source layer positioned on an opposite side of said second memory film from said antiparallel maintenance layer capable of conducting an electrical current therethrough so that a majority of conduction electrons passing therefrom have a selected spin orientation.

Claim 31

The device of claim 26 wherein a said memory film and said source layer have a length along a selected direction and a width substantially perpendicular thereto that is smaller in extent than said length and have a shaped end portion extending over a portion of said length in which said width gradually reduces to zero at that corresponding end thereof.

Claim 32

The device of claim 26 wherein said source layer is of a ferromagnetic material and further comprising magnetization reference layer positioned at least in part on a side of said source layer opposite said memory film and resulting in said source layer having a relatively fixed magnetization direction.

Claim 33

The device of claim 26 wherein said electrically insulative intermediate layer is sufficiently thin so as to have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 34

The device of claim 28 wherein said electrically insulative intermediate layer is a first electrically insulative intermediate layer, and further comprising a second electrically insulative intermediate layer provided between said second source layer and said second memory film.

Claim 35

The device of claim 28 wherein said first and second source layers are of ferromagnetic materials and further comprising a first magnetization reference layer positioned at least in part on a side of said first source layer opposite said first memory film and resulting in said first source layer having a relatively fixed magnetization direction, and a second magnetization reference layer positioned at least in part on a side of said second source layer opposite said second memory film and resulting in said second source layer having a relatively fixed magnetization direction.

Claim 36

The apparatus of claim 30 wherein said magnetization reference layer comprises an antiferromagnetic layer.

Claim 37

The device of claim 30 wherein said electrically insulative intermediate layer is sufficiently thin so as to have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 38

The device of claim 32 wherein said first and second electrically insulative intermediate layers are sufficiently thin so as to each have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 39

The device of claim 32 wherein said first and second source layers are of ferromagnetic materials and further comprising a first magnetization reference layer positioned at least in part on a side of said first source layer opposite said first memory film and resulting in said first source layer having a relatively fixed magnetization direction, and a second magnetization reference layer positioned at least in part on a side of said second source layer opposite said second memory film and resulting in said second source layer having a relatively fixed magnetization direction.

Claim 40

The apparatus of claim 33 wherein said first magnetization reference layer comprises a first antiferromagnetic layer, and said second magnetization reference layer comprises a second antiferromagnetic layer.

Claim 41

The device of claim 34 further comprising a plurality of memory cells including said memory cell and an electrical current conductor positioned across an insulating layer from said memory cell.

Claim 42

The device of claim 37 wherein said first and second electrically insulative intermediate layers are sufficiently thin so as to each have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 43

The device of claim 38 further comprising a plurality of memory cells including said memory cell and an electrical current conductor positioned across an insulating layer from said memory cell.

Claim 44

The device of claim 39 wherein said plurality of memory cells are each supported on a substrate and separated from one another by spacer material therebetween, and wherein a magnetic material layer in said magnetization reference layer has a characteristic magnetic property that is maintained below a critical temperature above which such magnetic property is not maintained, said memory cells each having a first interconnection structure providing electrical contact thereto positioned against at least one side thereof, and said electrical conductor exhibits sufficient electrical resistance where across from a said memory cell for a sufficient electrical current therethrough to cause substantial heating of said memory cell to raise temperatures thereof to have said magnetic material layer therein approach said critical temperature thereof while being substantially above temperatures of at least an adjacent said memory cell because of sufficient extents of, and smallness of thermal conductivities of, said first interconnection structure positioned against said memory cell and of those portions of said substrate and said spacer material positioned thereabout.

Claim 45

The device of claim 41 wherein said plurality of memory cells are each supported on a substrate and separated from one another by spacer material therebetween, and wherein a magnetic material layer in said first magnetization reference layer has a characteristic magnetic property that is maintained below a critical temperature above which such magnetic property is not maintained, said memory cells each having a first interconnection structure providing electrical contact thereto positioned against at least one side thereof, and said electrical conductor exhibits sufficient electrical resistance where across from a said memory cell for a sufficient electrical current therethrough to cause substantial heating of said memory cell to raise temperatures thereof to have said magnetic material layer therein approach said critical temperature thereof while being substantially above temperatures of at least an adjacent said memory cell because of sufficient extents of, and smallness of thermal conductivities of, said first interconnection structure positioned against said memory cell and of those portions of said substrate and said spacer material positioned thereabout.

Claim 46

A ferromagnetic thin-film based digital memory cell, said memory cell comprising: a substrate; and a bit structure formed of a plurality of layers provided in a selected sequence between a pair of electrodes in electrical contact therewith at opposite ends of said sequence and supported on said substrate comprising: an electrically conductive intermediate layer; a source layer on one side of said conductive intermediate layer capable of conducting an electrical current therethrough so that a majority of conduction electrons passing therefrom have a selected spin orientation; a memory film of an anisotropic ferromagnetic material on another side of said conductive intermediate layer capable of conducting an electrical current therethrough, and an antiparallel maintenance layer adjacent to a ferromagnetic material layer together on a side of at least one of said source layer and said memory film across from said intermediate layer.

Claim 47

A ferromagnetic thin-film based digital memory cell, said memory cell comprising: a substrate; and a bit structure formed of a plurality of layers provided in a selected sequence between a pair of electrodes in electrical contact therewith at opposite ends of said sequence and supported on said substrate comprising: an electrically conductive intermediate layer; a source layer on one side of said conductive intermediate layer capable of conducting an electrical current therethrough so that a majority of conduction electrons passing therefrom have a selected spin orientation; a memory film of an anisotropic ferromagnetic material on another side of said conductive intermediate layer capable of conducting an electrical current therethrough, and an antiparallel maintenance layer adjacent to a ferromagnetic material layer together on a side of at least one of said source layer and said memory film across from said intermediate layer.

Claim 48

The device of claim 44 wherein said substrate further comprises a monolithic integrated circuit structure containing electronic circuit components of which at least one is electrically connected to one of said electrodes.

Claim 49

The device of claim 44 wherein said source layer is a first source layer and said memory film is a first memory film, and further comprises a second memory film of an anisotropic ferromagnetic material positioned on an opposite side of said antiparallel maintenance layer from said first memory film and capable of conducting an electrical current therethrough, and a second source layer positioned on an opposite side of said second memory film from said antiparallel maintenance layer capable of conducting an electrical current therethrough so that a majority of conduction electrons passing therefrom have a selected spin orientation.

Claim 50

The device of claim 44 wherein a said memory film and said source layer have a length along a selected direction and a width substantially perpendicular thereto that is smaller in extent than said length and have a shaped end portion extending over a portion of said length in which said width gradually reduces to zero at that corresponding end thereof.

Claim 51

The device of claim 44 wherein said source layer is of a ferromagnetic material and further comprising magnetization reference layer positioned at least in part on a side of said source layer opposite said memory film and resulting in said source layer having a relatively fixed magnetization direction.

Claim 52

The device of claim 46 further comprising an electrically insulative intermediate layer provided between said second source layer and said second memory film.

Claim 53

The device of claim 46 wherein said first and second source layers are of ferromagnetic materials and further comprising a first magnetization reference layer positioned at least in part on a side of said first source layer opposite said first memory film and resulting in said first source layer having a relatively fixed magnetization direction, and a second magnetization reference layer positioned at least in part on a side of said second source layer opposite said second memory film and resulting in said second source layer having a relatively fixed magnetization direction.

Claim 54

The apparatus of claim 48 wherein said magnetization reference layer comprises an antiferromagnetic layer.

Claim 55

The device of claim 49 wherein said electrically insulative intermediate layer is sufficiently thin so as to have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 56

The device of claim 49 wherein said source layer is of a ferromagnetic material and further comprising magnetization reference layer positioned at least in part on a side of said source layer opposite said memory film and resulting in said source layer having a relatively fixed magnetization direction.

Claim 57

The apparatus of claim 50 wherein said first magnetization reference layer comprises a first antiferromagnetic layer, and said second magnetization reference layer comprises a second antiferromagnetic layer.

Claim 58

The device of claim 51 further comprising a plurality of memory cells including said memory cell and an electrical current conductor positioned across an insulating layer from said memory cell.

Claim 59

The device of claim 53 wherein said electrically insulative intermediate layer is sufficiently thin so as to have a barrier resistance area product that is less than 2 Ω-μm 2 .

Claim 60

The device of claim 54 further comprising a plurality of memory cells including said memory cell and an electrical current conductor positioned across an insulating layer from said memory cell.

Claim 61

The device of claim 55 wherein said plurality of memory cells are each supported on a substrate and separated from one another by spacer material therebetween, and wherein a magnetic material layer in said magnetization reference layer has a characteristic magnetic property that is maintained below a critical temperature above which such magnetic property is not maintained, said memory cells each having a first interconnection structure providing electrical contact thereto positioned against at least one side thereof, and said electrical conductor exhibits sufficient electrical resistance where across from a said memory cell for a sufficient electrical current therethrough to cause substantial heating of said memory cell to raise temperatures thereof to have said magnetic material layer therein approach said critical temperature thereof while being substantially above temperatures of at least an adjacent said memory cell because of sufficient extents of, and smallness of thermal conductivities of, said first interconnection structure positioned against said memory cell and of those portions of said substrate and said spacer material positioned thereabout.

Claim 62

The device of claim 57 wherein said plurality of memory cells are each supported on a substrate and separated from one another by spacer material therebetween, and wherein a magnetic material layer in said first magnetization reference layer has a characteristic magnetic property that is maintained below a critical temperature above which such magnetic property is not maintained, said memory cells each having a first interconnection structure providing electrical contact thereto positioned against at least one side thereof, and said electrical conductor exhibits sufficient electrical resistance where across from a said memory cell for a sufficient electrical current therethrough to cause substantial heating of said memory cell to raise temperatures thereof to have said magnetic material layer therein approach said critical temperature thereof while being substantially above temperatures of at least an adjacent said memory cell because of sufficient extents of, and smallness of thermal conductivities of, said first interconnection structure positioned against said memory cell and of those portions of said substrate and said spacer material positioned thereabout.