US6728798B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous flash memory with status burst output
Assignee: Round Rock Research LLC
•
Filing: 2000-07-28
•
Granted: 2004-04-27
•
Expires: 2020-07-28
Abstract
Abstract A synchronous flash memory includes an array of non-volatile memory cells. The memory array is arranged in rows and columns, and can be further arranged in addressable blocks. Data communication connections are used for bi-directional data communication with an external device(s), such as a processor or other memory controller. The memory can output data storage registers on the data communication connections during a predetermined number of consecutive clock cycles by adjusting a burst length of register data. The memory can also provide the register data in accordance to a defined clock latency value. The register data can include status data, operating setting data, manufacture identification, and memory device identification.
Inventors
- 👤 Frankie F. Roohparvar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 10:41
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1015; G11C7/103; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C7/1018; G11C7/1072; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/20; G11C16/22; G11C16/26
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
60 words
A method of operating a synchronous memory device comprising: establishing a read burst length of x-cycles such that data output from the synchronous memory device is output on x-consecutive clock cycles; initiating a register read operation to read data stored in an internal register; and outputting data stored in the internal register on external data connections for x-consecutive clock cycles.
Claim 2
Independent Claim
60 words
A method of operating a synchronous memory device comprising: establishing a read burst length of x-cycles such that data output from the synchronous memory device is output on x-consecutive clock cycles; initiating a register read operation to read data stored in an internal register; and outputting data stored in the internal register on external data connections for x-consecutive clock cycles.
Claim 3
Dependent Claim
33 words
The method of claim 1 further comprises establishing a clock latency of y-cycles, such that the data stored in the internal registers is output y-clock cycles following the initiation of the register read.
Claim 4
Dependent Claim
20 words
The method of claim 1 wherein the internal register contains operating data, status data, manufacture identification, or memory device identification.
Claim 5
Independent Claim
33 words
A method of operating a synchronous memory device comprising: receiving a read register command; and outputting register data from the synchronous memory device in response to the read register command for x-clock cycles.
Claim 6
Independent Claim
33 words
A method of operating a synchronous memory device comprising: receiving a read register command; and outputting register data from the synchronous memory device in response to the read register command for x-clock cycles.
Claim 7
Dependent Claim
20 words
The method of claim 4 wherein the synchronous memory device is a synchronous flash memory device having non-volatile memory cells.
Claim 8
Dependent Claim
19 words
The method of claim 4 wherein the register data is output y-clock cycles after receiving the read register command.
Claim 9
Dependent Claim
20 words
The method of claim 4 wherein the register data comprises operating data, status data, manufacture identification, or memory device identification.
Claim 10
Dependent Claim
19 words
The method of claim 4 wherein x-clock cycles is selected from either 2, 4, 8 or 16 clock cycles.
Claim 11
Independent Claim
87 words
A method of reading register data in a synchronous memory device comprising: providing a register read command from a processor to the memory device; receiving the register read command on an input of the memory device on a first clock cycle; reading register data stored in a memory register; outputting the register data during a plurality of clock cycles on data communication connections of the synchronous memory device, wherein outputting the register data is delayed for a predefined clock latency period after receiving the register read command.
Claim 12
Independent Claim
87 words
A method of reading register data in a synchronous memory device comprising: providing a register read command from a processor to the memory device; receiving the register read command on an input of the memory device on a first clock cycle; reading register data stored in a memory register; outputting the register data during a plurality of clock cycles on data communication connections of the synchronous memory device, wherein outputting the register data is delayed for a predefined clock latency period after receiving the register read command.
Claim 13
Dependent Claim
20 words
The method of claim 9 wherein the register data comprises operating data, status data, manufacture identification, or memory device identification.
Claim 14
Dependent Claim
35 words
The method of claim 9 further comprises: setting a burst length of the synchronous memory device to define the plurality of clock cycles that the register data is output; and setting a clock latency period.
Claim 15
Dependent Claim
20 words
The method of claim 11 wherein the burst length is selected from either 2, 4, 8 or 16 clock cycles.
Claim 16
Dependent Claim
20 words
The method of claim 9 wherein the synchronous memory device is a synchronous flash memory device having non-volatile memory cells.
Claim 17
Independent Claim
103 words
A method of operating to a synchronous memory device comprising: executing a write operation on an array of the memory device; providing a register read command from a processor to the memory device during the execution of the write operation; receiving the register read command on an input of the memory device on a first clock cycle; reading register data stored in a memory register; outputting the register data during a plurality of clock cycles on data communication connections of the synchronous memory device, wherein outputting the register data is delayed for a predefined clock latency period after receiving the register read command.
Claim 18
Independent Claim
103 words
A method of operating to a synchronous memory device comprising: executing a write operation on an array of the memory device; providing a register read command from a processor to the memory device during the execution of the write operation; receiving the register read command on an input of the memory device on a first clock cycle; reading register data stored in a memory register; outputting the register data during a plurality of clock cycles on data communication connections of the synchronous memory device, wherein outputting the register data is delayed for a predefined clock latency period after receiving the register read command.
Claim 19
Dependent Claim
17 words
The method of claim 14 wherein the register data indicates a write status of the memory device.
Claim 20
Dependent Claim
35 words
The method of claim 14 further comprises: setting a burst length of the synchronous memory device to define the plurality of clock cycles that the register data is output; and setting a clock latency period.
Claim 21
Dependent Claim
60 words
A synchronous memory device comprising: an array of memory cells; a data register; a clock signal input connection; and control circuitry to provide data from the data register on an output connection in response to a register read command, the control circuitry outputs the data for a predetermined number of clock cycles based upon a programmed read burst length value.
Claim 22
Dependent Claim
60 words
A synchronous memory device comprising: an array of memory cells; a data register; a clock signal input connection; and control circuitry to provide data from the data register on an output connection in response to a register read command, the control circuitry outputs the data for a predetermined number of clock cycles based upon a programmed read burst length value.
Claim 23
Dependent Claim
13 words
The synchronous memory device of claim 17 wherein the memory cells are non-volatile.
Claim 24
Dependent Claim
26 words
The synchronous memory device of claim 17 wherein the data register is a status register and the data indicates a write status of the memory device.
Claim 25
Dependent Claim
29 words
The synchronous memory device of claim 17 wherein the control circuitry provides the data on the output connection after a predetermined clock latency period following the read register command.
Claim 26
Dependent Claim
77 words
A processing system comprising: a processor; and a non-volatile synchronous memory device coupled to the processor and comprising, an array of memory cells, a status register, a clock signal input connection, and control circuitry to provide data from the status register on an output connection in response to a register read command provided by the processor, the control circuitry outputs the data for a predetermined number of clock cycles based upon a programmed read burst length value.
Claim 27
Dependent Claim
77 words
A processing system comprising: a processor; and a non-volatile synchronous memory device coupled to the processor and comprising, an array of memory cells, a status register, a clock signal input connection, and control circuitry to provide data from the status register on an output connection in response to a register read command provided by the processor, the control circuitry outputs the data for a predetermined number of clock cycles based upon a programmed read burst length value.
Claim 28
Dependent Claim
28 words
The processing system of claim 21 wherein the control circuitry provides the data on the output connection after a predetermined clock latency period following the read register command.
References Cited (Backward Citations)
US5041886A
Cited
US5537354A
Cited
US5696917A
Cited
US6026465A
Cited
US5751039A
Cited
US6137133A
Cited
US5600605A
Cited
US5666321A
Cited
US5986943A
Cited
US5749086A
Cited
US5787457A
Cited
US5974514A
Cited
US5764584A
Cited
US5995438A
Cited
US5936903A
Cited
US6038196A
Cited
US5892777A
Cited
US5903496A
Cited
US6141247A
Cited
US5917724A
Cited
US5963502A
Cited
US6580659B1
Cited
US6480429B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-04-27 | 2007-10-27 | 2008-04-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-04-27 | 2011-10-27 | 2012-04-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-04-27 | 2015-10-27 | 2016-04-27 | $7700.00 | Window Closed / Lapsed |