Patent US6512848B2 successfully refreshed from Google Patents.
Patent US6667546B2 successfully refreshed from Google Patents.
US6667546B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ball grid array semiconductor package and substrate without power ring or ground ring
Assignee: Siliconware Precision Industries Co Ltd
•
Filing: 2002-01-03
•
Granted: 2003-12-23
•
Expires: 2022-01-03
Abstract
Abstract A ball grid array semiconductor package is proposed, wherein at least a chip is mounted on a substrate, and signal pads on the chip are electrically connected to signal fingers on the substrate by bonding wires. A power plate and a ground plate are each attached at two ends thereof respectively to predetermined positions on the chip and substrate, without interfering with the bonding wires. No power ring or ground ring is necessarily formed on the substrate, thereby reducing restriction on trace routability of the substrate. Further, with no provision of power wires or ground wires, short circuit of the bonding wires is less likely to occur, and thus production yield is enhanced. In addition, the power plate and ground plate provide shielding effect for protecting the chip against external electric-magnetic interference, and are partly in direct contact with the atmosphere for improving heat dissipating efficiency of the semiconductor package.
Inventors
- 👤 Chien-Ping Huang
- 👤 Eric Ko
- 👤 Chih-Ming Huang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:51
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W42/00; H10W42/20; H10W99/00; H10W72/00; H10W72/071; H10W72/075; H10W72/076; H10W72/07631; H10W72/07637; H10W72/07651; H10W72/07653; H10W72/50; H10W72/541; H10W72/5445; H10W72/551; H10W72/552; H10W72/5522; H10W72/60; H10W72/651; H10W72/652; H10W72/851; H10W72/853; H10W72/871; H10W72/90; H10W72/931; H10W72/932; H10W90/00; H10W90/701; H10W90/751; H10W90/754; H10W90/761; H10W90/764
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
330 words
A ball grid array semiconductor package, comprising: a substrate having a first surface and an opposing second surface, the first surface being formed with a chip attach region and a plurality of signal fingers surrounding the chip attach region, the first surface further being defined with a power attach region and a ground attach region in proximity to two sides of the substrate at positions outside the signal fingers; at least a chip having an active surface and an opposing non-active surface, the active surface being disposed with a plurality of signal pads, power pads and ground pads at peripheral area thereof, wherein the power pads are consolidated to form a power plane on the active surface of the chip and electrically connected to the power plane, and the ground pads are consolidated to form a ground plane on the active surface of the chip and electrically connected to the ground plane; the non-active surface of the chip being attached to the chip attach region of the substrate in a manner that, the power plane and the ground plane of the chip face toward the power attach region and the ground attach region on the substrate, respectively; a plurality of bonding wires for electrically connecting the signal pads of the chip to the signal fingers on the first surface of the substrate; a power plate with two ends thereof being respectively attached to the power plane of the chip and the power attach region of the substrate in a manner free of interference with the bonding wires; a ground plate with two ends thereof being respectively attached to the ground plane of the chip and the ground attach region of the substrate in a manner free of interference with the bonding wires; an encapsulant formed on the first surface of the substrate, for encapsulating the chip, the bonding wires, the power plate and the ground plate; and a plurality of solder balls implanted on the second surface of the substrate.
Claim 2
Dependent Claim
330 words
A ball grid array semiconductor package, comprising: a substrate having a first surface and an opposing second surface, the first surface being formed with a chip attach region and a plurality of signal fingers surrounding the chip attach region, the first surface further being defined with a power attach region and a ground attach region in proximity to two sides of the substrate at positions outside the signal fingers; at least a chip having an active surface and an opposing non-active surface, the active surface being disposed with a plurality of signal pads, power pads and ground pads at peripheral area thereof, wherein the power pads are consolidated to form a power plane on the active surface of the chip and electrically connected to the power plane, and the ground pads are consolidated to form a ground plane on the active surface of the chip and electrically connected to the ground plane; the non-active surface of the chip being attached to the chip attach region of the substrate in a manner that, the power plane and the ground plane of the chip face toward the power attach region and the ground attach region on the substrate, respectively; a plurality of bonding wires for electrically connecting the signal pads of the chip to the signal fingers on the first surface of the substrate; a power plate with two ends thereof being respectively attached to the power plane of the chip and the power attach region of the substrate in a manner free of interference with the bonding wires; a ground plate with two ends thereof being respectively attached to the ground plane of the chip and the ground attach region of the substrate in a manner free of interference with the bonding wires; an encapsulant formed on the first surface of the substrate, for encapsulating the chip, the bonding wires, the power plate and the ground plate; and a plurality of solder balls implanted on the second surface of the substrate.
Claim 3
Dependent Claim
86 words
The semiconductor package of claim 1 , wherein the second surface of the substrate is formed at predetermined positions with a plurality of signal ball pads, power ball pads and ground ball pads, allowing the signal ball pads to be electrically connected to the signal fingers on the first surface of the substrate, and allowing the power ball pads and the ground ball pads to be electrically connected to the power attach region and the ground attach region on the first surface of the substrate, respectively.
Claim 4
Dependent Claim
58 words
The semiconductor package of claim 2 , wherein the substrate is formed with a plurality of vias, which vias penetrate the substrate and establish electrical connection between the signal ball pads and the signal fingers, between the power ball pads and the power attach region, as well as between the ground ball pads and the ground attach region.
Claim 5
Dependent Claim
34 words
The semiconductor package of claim 2 , wherein the solder balls are implanted at the signal ball pads, the power ball pads and the ground ball pads on the second surface of the substrate.
Claim 6
Dependent Claim
52 words
The semiconductor package of claim 1 , wherein the power pads and the ground pads on the active surface of the chip are re-distributed to form a plurality of traces, which traces consolidate and electrically connect the power pads and the ground pads to the power plane and the ground plane, respectively.
Claim 7
Dependent Claim
79 words
The semiconductor package of claim 1 , wherein the power plate includes a protruding portion, a flat portion and a supporting portion, with the protruding portion being attached to the power plane of the chip and the supporting portion being attached to the power attach region of the substrate, allowing the flat portion to be elevated in position above the chip by the protruding portion and the supporting portion in a manner free of interference with the bonding wires.
Claim 8
Dependent Claim
17 words
The semiconductor package of claim 1 , wherein the power plate is made of a metallic material.
Claim 9
Dependent Claim
24 words
The semiconductor package of claim 1 , wherein the power plate is adhered onto the chip and the substrate by an electrically conductive adhesive.
Claim 10
Dependent Claim
79 words
The semiconductor package of claim 1 , wherein the ground plate includes a protruding portion, a flat portion and a supporting portion, with the protruding portion being attached to the ground plane of the chip and the supporting portion being attached to the ground attach region of the substrate, allowing the flat portion to be elevated in position above the chip by the protruding portion and the supporting portion in a manner free of interference with the bonding wires.
Claim 11
Dependent Claim
17 words
The semiconductor package of claim 1 , wherein the ground plate is made of a metallic material.
Claim 12
Dependent Claim
24 words
The semiconductor package of claim 1 , wherein the ground plate is adhered onto the chip and the substrate by an electrically conductive adhesive.
Claim 13
Dependent Claim
454 words
A ball grid array semiconductor package, comprising: a substrate having a first surface and an opposing second surface, the first surface being formed with a chip attach region and a plurality of signal fingers surrounding the chip attach region, the first surface further being defined with a power attach region and a ground attach region in proximity to two sides of the substrate at positions outside the signal fingers; at least a chip having an active surface and an opposing non-active surface, the active surface being disposed with a plurality of signal pads, power pads and ground pads at peripheral area thereof, wherein the power pads are consolidated to form a power plane on the active surface of the chip and electrically connected to the power plane, and the ground pads are consolidated to form a ground plane on the active surface of the chip and electrically connected to the ground plane; the non-active surface of the chip being attached to the chip attach region of the substrate in a manner that, the power plane and the ground plane of the chip face toward the power attach region and the ground attach region on the substrate, respectively; a plurality of bonding wires for electrically connecting the signal pads of the chip to the signal fingers on the first surface of the substrate; a power plate having a protruding portion, a flat portion and a supporting portion, wherein the protruding portion is attached to the power plane of the chip, and the supporting portion is attached to the power attach region of the substrate, allowing the flat portion to be elevated in position above the chip by the protruding portion and the supporting portion in a manner free of interference with the bonding wires; a ground plate having a protruding portion, a flat portion and a supporting portion, wherein the protruding portion is attached to the ground plane of the chip, and the supporting portion is attached to the ground attach region of the substrate, allowing the flat portion to be elevated in position above the chip by the protruding portion and the supporting portion in a manner free of interference with the bonding wires, and allowing a top surface of the flat portion of the ground plate to be flush with a top surface of the flat portion of the power plate; an encapsulant formed on the first surface of the substrate, for encapsulating the chip, the bonding wires, the power plate and the ground plate, allowing the top surfaces of the flat portions of the ground plate and the power plate to be exposed to outside of the encapsulant; and a plurality of solder balls implanted on the second surface of the substrate.
Claim 14
Dependent Claim
454 words
A ball grid array semiconductor package, comprising: a substrate having a first surface and an opposing second surface, the first surface being formed with a chip attach region and a plurality of signal fingers surrounding the chip attach region, the first surface further being defined with a power attach region and a ground attach region in proximity to two sides of the substrate at positions outside the signal fingers; at least a chip having an active surface and an opposing non-active surface, the active surface being disposed with a plurality of signal pads, power pads and ground pads at peripheral area thereof, wherein the power pads are consolidated to form a power plane on the active surface of the chip and electrically connected to the power plane, and the ground pads are consolidated to form a ground plane on the active surface of the chip and electrically connected to the ground plane; the non-active surface of the chip being attached to the chip attach region of the substrate in a manner that, the power plane and the ground plane of the chip face toward the power attach region and the ground attach region on the substrate, respectively; a plurality of bonding wires for electrically connecting the signal pads of the chip to the signal fingers on the first surface of the substrate; a power plate having a protruding portion, a flat portion and a supporting portion, wherein the protruding portion is attached to the power plane of the chip, and the supporting portion is attached to the power attach region of the substrate, allowing the flat portion to be elevated in position above the chip by the protruding portion and the supporting portion in a manner free of interference with the bonding wires; a ground plate having a protruding portion, a flat portion and a supporting portion, wherein the protruding portion is attached to the ground plane of the chip, and the supporting portion is attached to the ground attach region of the substrate, allowing the flat portion to be elevated in position above the chip by the protruding portion and the supporting portion in a manner free of interference with the bonding wires, and allowing a top surface of the flat portion of the ground plate to be flush with a top surface of the flat portion of the power plate; an encapsulant formed on the first surface of the substrate, for encapsulating the chip, the bonding wires, the power plate and the ground plate, allowing the top surfaces of the flat portions of the ground plate and the power plate to be exposed to outside of the encapsulant; and a plurality of solder balls implanted on the second surface of the substrate.
Claim 15
Dependent Claim
86 words
The semiconductor package of claim 12 , wherein the second surface of the substrate is formed at predetermined positions with a plurality of signal ball pads, power ball pads and ground ball pads, allowing the signal ball pads to be electrically connected to the signal fingers on the first surface of the substrate, and allowing the power ball pads and the ground ball pads to be electrically connected to the power attach region and the ground attach region on the first surface of the substrate, respectively.
Claim 16
Dependent Claim
58 words
The semiconductor package of claim 13 , wherein the substrate is formed with a plurality of vias, which vias penetrate the substrate and establish electrical connection between the signal ball pads and the signal fingers, between the power ball pads and the power attach region, as well as between the ground ball pads and the ground attach region.
Claim 17
Dependent Claim
34 words
The semiconductor package of claim 13 , wherein the solder balls are implanted at the signal ball pads, the power ball pads and the ground ball pads on the second surface of the substrate.
Claim 18
Dependent Claim
52 words
The semiconductor package of claim 12 , wherein the power pads and the ground pads on the active surface of the chip are re-distributed to form a plurality of traces, which traces consolidate and electrically connect the power pads and the ground pads to the power plane and the ground plane, respectively.
Claim 19
Dependent Claim
17 words
The semiconductor package of claim 12 , wherein the power plate is made of a metallic material.
Claim 20
Dependent Claim
24 words
The semiconductor package of claim 12 , wherein the power plate is adhered onto the chip and the substrate by an electrically conductive adhesive.
Claim 21
Dependent Claim
17 words
The semiconductor package of claim 12 , wherein the ground plate is made of a metallic material.
Claim 22
Dependent Claim
24 words
The semiconductor package of claim 12 , wherein the ground plate is adhered onto the chip and the substrate by an electrically conductive adhesive.
References Cited (Backward Citations)
US5545923A
Cited
US5581122A
Cited
US5726860A
Cited
US5894410A
Cited
US5841191A
Cited
US5977626A
Cited
US6146921A
Cited
US20010019181A1
Cited
US20020008311A1
Cited
US6432742B1
Cited
US6448639B1
Cited
US6340846B1
Cited
US20020113308A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-12-22 | 2007-06-23 | 2007-12-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-12-22 | 2011-06-23 | 2011-12-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-12-22 | 2015-06-23 | 2015-12-23 | $7700.00 | Window Closed / Lapsed |