← Back to Patent Explorer
US6509587B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device

Assignee: Toshiba Corp
•
Filing: 2001-09-19
•
Granted: 2003-01-21
•
Expires: 2021-09-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract High-speed and low-power-consuming transistors such as field effect transistors having strained Si channels and hetero-bipolar transistors are integrated with each other. Used here is a complex structure in which an MOSFET having a thin-film SiGe buffer layer and a strained Si channel are laminated on an insulating film and an HBT having an SiGe base layer formed on a thin-film SiGe layer by epitaxial growth and an Si emitter layer formed on the SiGe base layer are combined with each other. The thin-film SiGe layer formed on the insulating film of the MOSFET is made thinner than the counterpart of the HBT. The thin-film SiGe layer formed on the insulating film of the MOSFET has Ge concentration higher than that of the counterpart of the HBT.

Inventors

  • 👤 Naoharu Sugiyama
  • 👤 Tsutomu Tezuka
  • 👤 Tomohisa Mizuno
  • 👤 Shinichi Takagi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:58
CPC Classifications
H; H10; H10D; H10D10/00; H10D86/00; H10D86/201; H10D86/01

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 142 words
A semiconductor device comprising: a insulating layer; a field effect transistor including a buffer layer composed of a first semiconductor, formed on the insulating layer, and a strained semiconductor layer composed of a second semiconductor having a lattice constant smaller than that of the first semiconductor, formed on the buffer layer, the strained semiconductor layer being provided with a channel area, a source area and a drain area; and a bipolar transistor including a collector layer composed of a third semiconductor, formed on the insulating layer, a base layer composed of a fourth semiconductor having a lattice constant about the same as or larger than that of the third semiconductor, formed on the collector layer, and an emitter layer composed of a fifth semiconductor having a lattice constant smaller than those of the third and fourth semiconductors formed on the base layer.
Claim 2
Dependent Claim 142 words
A semiconductor device comprising: a insulating layer; a field effect transistor including a buffer layer composed of a first semiconductor, formed on the insulating layer, and a strained semiconductor layer composed of a second semiconductor having a lattice constant smaller than that of the first semiconductor, formed on the buffer layer, the strained semiconductor layer being provided with a channel area, a source area and a drain area; and a bipolar transistor including a collector layer composed of a third semiconductor, formed on the insulating layer, a base layer composed of a fourth semiconductor having a lattice constant about the same as or larger than that of the third semiconductor, formed on the collector layer, and an emitter layer composed of a fifth semiconductor having a lattice constant smaller than those of the third and fourth semiconductors formed on the base layer.
Claim 3
Dependent Claim 47 words
The semiconductor device according to claim 1 , wherein the main component of each of the first and the third semiconductors is SiGe, the main component of the second and the fifth semiconductors is Si, and the forth semiconductor being substantially the same as the third semiconductor.
Claim 4
Dependent Claim 19 words
The semiconductor device according to claim 2 , wherein the buffer, the collector and the base layers include carbon.
Claim 5
Dependent Claim 31 words
The semiconductor device according to claim 2 , wherein the base layer has Ge concentration decreasing in the base layer in a direction from the collector layer to the emitter layer.
Claim 6
Dependent Claim 46 words
The semiconductor device according to claim 2 , wherein the SiGe layer for the first semiconductor has Ge concentration of 10% or more but 60% or less whereas the SiGe layer for the third semiconductor has Ge concentration of 5% or more but 30% or less.
Claim 7
Dependent Claim 36 words
The semiconductor device according to claim 1 , wherein the main component of each of the first and the third semiconductors is SiGe, the first semiconductor having Ge concentration higher than that of the third semiconductor.
Claim 8
Dependent Claim 48 words
The semiconductor device according to claim 6 , wherein the Ge concentration of the SiGe layer for the first semiconductor is 30% or more but 50% or less whereas the Ge concentration of the SiGe layer for the third semiconductor is 10% or more but 20% or less.
Claim 9
Dependent Claim 18 words
The semiconductor device according to claim 1 , wherein the buffer layer is thinner than the collector layer.
Claim 10
Dependent Claim 36 words
The semiconductor device according to claim 1 , wherein lattice strains applied to the buffer, the collector and the base layers are smaller than lattice strain applied to the strained semiconductor layer and the emitter layer.
Claim 11
Dependent Claim 35 words
The semiconductor device according to claim 1 , wherein the field effect transistor includes an MOSFET of a first conductive type and another MOSFET of a second conductive type different from the first conductive type.

References Cited (Backward Citations)

US5216271A Cited
US5218213A Cited
US5241214A Cited
US5461243A Cited
US5476813A Cited
US5583059A Cited
JPH1041400A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-01-20 2006-07-22 2007-01-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-01-20 2010-07-22 2011-01-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-01-20 2014-07-22 2015-01-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag