← Back to Patent Explorer
US6433360B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Structure and method of testing failed or returned die to determine failure location and type

Assignee: Xilinx Inc
•
Filing: 1999-01-15
•
Granted: 2002-08-13
•
Expires: 2019-01-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A structure and method for testing a failed integrated circuit device includes a ball grid array substrate with its heat sink removed to form a cavity where a failed bare die is to be placed. An adhesive tape is attached to the lower surface of the ball grid array substrate covering the cavity, and the die is placed into the cavity against the sticky side of the adhesive tape. Wire bonds are formed from necessary pads on the die to electrical conductors on the substrate and the cavity and bond wires are covered with epoxy. When the epoxy is cured, the adhesive tape is removed, thus exposing the back side of the die for visual inspection while under test.

Inventors

  • 👤 S. Gabriel R. Dosdos
  • 👤 Joel J. Orona
  • 👤 Daniel C. Nuez

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 11:19
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/02; G01R1/04; G01R1/0408; G01R1/0433; G01R1/0483

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 128 words
A structure for testing an integrated circuit device comprising: a supporting structure having a cavity extending between an upper surface and a lower surface, and having electrical conductors formed on the upper surface; a transparent slide attached to the lower surface of the supporting structure such that the transparent slide covers an end of the cavity; a die placed within the cavity such that a lower surface of the die is mounted against the transparent slide, the die also having an upper surface facing away from the transparent slide and pads formed on the upper surface; bonding wires connecting the pads on the die to the electrical conductors on the supporting structure; and wherein the lower surface of the die is observable for testing through the transparent slide.
Claim 2
Dependent Claim 128 words
A structure for testing an integrated circuit device comprising: a supporting structure having a cavity extending between an upper surface and a lower surface, and having electrical conductors formed on the upper surface; a transparent slide attached to the lower surface of the supporting structure such that the transparent slide covers an end of the cavity; a die placed within the cavity such that a lower surface of the die is mounted against the transparent slide, the die also having an upper surface facing away from the transparent slide and pads formed on the upper surface; bonding wires connecting the pads on the die to the electrical conductors on the supporting structure; and wherein the lower surface of the die is observable for testing through the transparent slide.
Claim 3
Dependent Claim 16 words
The structure of claim 1 wherein the supporting structure is a probe card with edge connectors.
Claim 4
Dependent Claim 13 words
The structure of claim 1 wherein the transparent slide is made of glass.
Claim 5
Dependent Claim 17 words
The structure of claim 1 wherein the die is attached to the transparent slide using auger plastic.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-08-12 2006-02-11 2006-08-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-08-12 2010-02-11 2010-08-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-08-12 2014-02-11 2014-08-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag