Patent US5270790A successfully refreshed from Google Patents.
Patent US6421801B1 successfully refreshed from Google Patents.
US6421801B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Testing IO timing in a delay locked system using separate transmit and receive loops
Assignee: Intel Corp
•
Filing: 1999-06-08
•
Granted: 2002-07-16
•
Expires: 2019-06-08
Abstract
Abstract A method and apparatus for testing an input data path of an integrated circuit. Dual transmit and receive delay locked loops (DLLs) provide clocks for test mode data transmit and receive. Test mode logic drives a data pattern into an input receiver with the data pattern clocked by the transmit DLL and the input receiver clock by the receive DLL. The output of the input receiver is compared with the data pattern. The transmit DLL is adjusted relative to the receive DLL to measure setup and hold times of the data pattern driven through the input receiver.
Inventors
- 👤 John T. Maddux
- 👤 Joseph H. Salmon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:48
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
76 words
A method for testing an input data path of an integrated circuit, comprising: setting a first timing parameter of a first clock signal to match a second timing parameter of a second clock signal, the first timing parameter having a first value; applying a data pattern to the input data path to produce an output based on the first and second timing parameters; and comparing the data pattern with the output of the input data path.
Claim 2
Independent Claim
76 words
A method for testing an input data path of an integrated circuit, comprising: setting a first timing parameter of a first clock signal to match a second timing parameter of a second clock signal, the first timing parameter having a first value; applying a data pattern to the input data path to produce an output based on the first and second timing parameters; and comparing the data pattern with the output of the input data path.
Claim 3
Dependent Claim
51 words
The method of claim 1 , further comprising: adjusting the first timing parameter based on a result of the comparing, the adjusted first timing parameter having a second value; and measuring a difference between the first value of the first timing parameter and the second value of the first timing parameter.
Claim 4
Dependent Claim
18 words
The method of claim 2 , wherein adjusting the first timing parameter comprises decreasing the first timing parameter.
Claim 5
Dependent Claim
13 words
The method of claim 3 , wherein the difference is a setup time.
Claim 6
Dependent Claim
18 words
The method of claim 2 , wherein adjusting the first timing parameter comprises increasing the first timing parameter.
Claim 7
Dependent Claim
13 words
The method of claim 5 , wherein the difference is a hold time.
Claim 8
Independent Claim
82 words
A method for testing an input data path of an integrated circuit, comprising: adjusting a delay of a first clock signal to approximately match a second clock signal, the first clock signal having a first value; applying a data pattern having a plurality of cycles to the input data path to produce an output; and comparing a first cycle of the plurality of cycles of the data pattern with the output of the input data path based on the second clock signal.
Claim 9
Independent Claim
82 words
A method for testing an input data path of an integrated circuit, comprising: adjusting a delay of a first clock signal to approximately match a second clock signal, the first clock signal having a first value; applying a data pattern having a plurality of cycles to the input data path to produce an output; and comparing a first cycle of the plurality of cycles of the data pattern with the output of the input data path based on the second clock signal.
Claim 10
Dependent Claim
65 words
The method of claim 7 , further comprising: adjusting the delay of the first clock signal until the output of the input data path approximately matches the data pattern having a cycle different from the first cycle of the data pattern, the first clock signal having a second value; and measuring the difference between the first and the second values of the first clock signal.
Claim 11
Dependent Claim
44 words
The method of claim 8 , wherein adjusting the delay comprises decreasing the delay of the first clock signal until the output of the input data path approximately matches a cycle preceding the first cycle of the plurality of cycles of the data pattern.
Claim 12
Dependent Claim
25 words
The method of claim 9 , wherein the difference between the first and the second values of the first clock signal is a setup time.
Claim 13
Dependent Claim
45 words
The method of claim 8 , wherein adjusting the delay comprises increasing the delay of the first clock signal until the output of the input data path approximately matches a cycle subsequent to the first cycle of the plurality of cycles of the data pattern.
Claim 14
Dependent Claim
25 words
The method of claim 11 , wherein the difference between the first and the second values of the first clock signal is a hold time.
Claim 15
Dependent Claim
119 words
A circuit for testing an input data path, comprising: a data generator to generate a data pattern; a latch coupled to receive the data pattern and a first clock signal, the latch to output the data pattern based on the first clock signal; an input receiver coupled to receive the latch output and generate a receiver output based on a second clock signal; a comparator coupled to the data generator and the input receiver, the comparator to compare the data pattern with the receiver output and generate an output; and a test mode controller coupled to receive the output of the comparator, the test mode controller to adjust the first clock signal based on the output of the comparator.
Claim 16
Dependent Claim
119 words
A circuit for testing an input data path, comprising: a data generator to generate a data pattern; a latch coupled to receive the data pattern and a first clock signal, the latch to output the data pattern based on the first clock signal; an input receiver coupled to receive the latch output and generate a receiver output based on a second clock signal; a comparator coupled to the data generator and the input receiver, the comparator to compare the data pattern with the receiver output and generate an output; and a test mode controller coupled to receive the output of the comparator, the test mode controller to adjust the first clock signal based on the output of the comparator.
Claim 17
Dependent Claim
47 words
The circuit of claim 13 , further comprising a phase detection circuit coupled to receive the first and a second clock signals, the phase detection circuit generating a phase difference output, the test mode controller coupled to receive the phase difference output and generate a difference measurement.
Claim 18
Dependent Claim
23 words
The circuit of claim 14 , wherein the test mode controller adjusts the first clock signal until the phase difference output is zero.
Claim 19
Dependent Claim
35 words
The circuit of claim 14 , wherein the test mode controller adjusts the first clock signal until the receiver output approximately matches the data pattern generated in a different cycle of the first clock signal.
Claim 20
Dependent Claim
29 words
The circuit of claim 14 , further comprising: a first clock generator to generate the first clock signal; and a second clock generator to generate the second clock signal.
Claim 21
Dependent Claim
18 words
The circuit of claim 17 , wherein the first and the second clock generators are delay lock loops.
Claim 22
Dependent Claim
20 words
The circuit of claim 18 , further comprising a multiplexer to selectively couple an external input to the input receiver.
Claim 23
Dependent Claim
83 words
A circuit for testing an input data path, comprising: a data generator to generate a data pattern; an input receiver to generate a receiver output based on a second clock signal; a comparator coupled to the data generator and the input receiver, the comparator to compare the data pattern with the receiver output and generate an output; and a controller coupled to receive the output of the comparator, the controller to adjust a first clock signal based on the output of the comparator.
Claim 24
Dependent Claim
83 words
A circuit for testing an input data path, comprising: a data generator to generate a data pattern; an input receiver to generate a receiver output based on a second clock signal; a comparator coupled to the data generator and the input receiver, the comparator to compare the data pattern with the receiver output and generate an output; and a controller coupled to receive the output of the comparator, the controller to adjust a first clock signal based on the output of the comparator.
References Cited (Backward Citations)
US4583041A
Cited
US5614855A
Cited
US5894548A
Cited
US5592496A
Cited
US5717353A
Cited
US6229363B1
Cited
US6034920A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-07-15 | 2006-01-14 | 2006-07-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-07-15 | 2010-01-14 | 2010-07-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-07-15 | 2014-01-14 | 2014-07-16 | $7700.00 | Window Closed / Lapsed |