Patent US6285214B1 successfully refreshed from Google Patents.
US6285214B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output buffer stage for use with a current controlled oscillator
Assignee: NXP USA Inc
•
Filing: 2000-01-31
•
Granted: 2001-09-04
•
Expires: 2020-01-31
Abstract
Abstract A buffer stage for buffering an input signal generated by a current controlled oscillator comprising: an input terminal that receives the input signal, an output terminal that outputs a buffered signal, at least one buffer, coupled between the input and output terminals that buffers the input signal to generate the buffered signal, the at least one buffer having a current control terminal; and at least one current source having an output coupled to the current control terminal of the at least one buffer, the at least one current source further including at least one control terminal that receives a buffer control signal so that the current output from the current source substantially equals the current sourced by the at least one buffer.
Inventors
- 👤 Eliav Zipper
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 11:11
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/34; H03F3/343; H03F3/345
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
272 words
A buffer stage for buffering an input signal generated by a current controlled oscillator, the buffer stage comprising: an input terminal that receives the input signal; an output terminal that outputs a buffered signal; at least one buffer, coupled between the input and output terminals, that buffers the input signal to generate the buffered signal, the at least one buffer having a current control terminal; and at least one adjustable current source having an output coupled to the current control terminal of the at least one buffer, the at least one current source further including at least one control terminal that receives a buffer control signal reflecting the magnitude of the input signal, wherein the current output from the current source substantially equals the current sourced by the at least one buffer; wherein the current controlled oscillator comprising of a ring of CMOS inverters and a oscillator current source coupled to each other at a first node; wherein an output inverter of the current controlled oscillator provides the input signal; wherein the output inverter has a NMOS transistor serially coupled to a PMOS transistor, a source of the PMOS transistor is coupled to the oscillator current source, and a source of the NMOS transistor is coupled to the ground; a drain of the NMOS and the PMOS transistors are coupled to each other to form an output terminal of the current controlled oscillator; a gate of the PMOS and the NMOS are coupled to form an input terminal of the output inverter; and wherein the at least one control terminal is coupled to the first node for receiving the buffer control signal.
Claim 2
Dependent Claim
272 words
A buffer stage for buffering an input signal generated by a current controlled oscillator, the buffer stage comprising: an input terminal that receives the input signal; an output terminal that outputs a buffered signal; at least one buffer, coupled between the input and output terminals, that buffers the input signal to generate the buffered signal, the at least one buffer having a current control terminal; and at least one adjustable current source having an output coupled to the current control terminal of the at least one buffer, the at least one current source further including at least one control terminal that receives a buffer control signal reflecting the magnitude of the input signal, wherein the current output from the current source substantially equals the current sourced by the at least one buffer; wherein the current controlled oscillator comprising of a ring of CMOS inverters and a oscillator current source coupled to each other at a first node; wherein an output inverter of the current controlled oscillator provides the input signal; wherein the output inverter has a NMOS transistor serially coupled to a PMOS transistor, a source of the PMOS transistor is coupled to the oscillator current source, and a source of the NMOS transistor is coupled to the ground; a drain of the NMOS and the PMOS transistors are coupled to each other to form an output terminal of the current controlled oscillator; a gate of the PMOS and the NMOS are coupled to form an input terminal of the output inverter; and wherein the at least one control terminal is coupled to the first node for receiving the buffer control signal.
Claim 3
Dependent Claim
26 words
The buffer stage of claim 1 wherein the at least one buffer comprising an amplifying buffer having a control terminal coupled to the adjustable current source.
Claim 4
Dependent Claim
57 words
The buffer stage of claim 1 wherein the buffer stage has an output buffer, and the buffered signal has a peak to peak voltage, wherein the output buffer is connected between a power supply having a first value and a ground, so that the peak to peak voltage of the buffered signal substantially equals the first value.
Claim 5
Dependent Claim
36 words
The buffer stage of claim 1 wherein the input signal has a first duty cycle and the buffered signal has a second duty cycle; and wherein, the first duty cycle substantially equals the second duty cycle.
Claim 6
Dependent Claim
50 words
The buffer stage of claim 1 wherein the current controlled oscillator is coupled to an oscillator current source at a first node, the current provided by the oscillator current source determined the frequency of the input signal, the buffered control signal is responsive to a voltage at the first node.
Claim 7
Dependent Claim
24 words
The buffer stage of claim 5 wherein the voltage at the first node substantially equals a peak to peak voltage of the input signal.
Claim 8
Dependent Claim
81 words
The buffer stage of claim 6 wherein the at least one adjustable current source comprising at least one current mirror and at least one current source transistor; and wherein at least one current source transistor is coupled to the first node and to at least one input of the at least one current mirror; at least one output of the at least one current mirror is coupled to the at least one current controlled terminal of the at least one buffer.
Claim 9
Dependent Claim
23 words
The buffer stage of claim 7 wherein the at least one current source transistor substantially equals the NMOS transistor of the output inverter.
Claim 10
Dependent Claim
138 words
A buffer stage for buffering an input signal generated by a current controlled oscillator, the buffer stage comprising: an input terminal that receives the input signal; an output terminal that outputs a buffered signal; at least one buffer, coupled between the input and output terminals, that buffers the input signal to generate the buffered signal, the at least one buffer having a current control terminal; and at least one adjustable current source having an output coupled to the current control terminal of the at least one buffer, the at least one current source further including at least one control terminal that receives a buffer control signal reflecting the magnitude of the input signal, wherein the current output from the adjustable current source is substantially proportional to a square of the peak to peak voltage of the input signal.
Claim 11
Dependent Claim
138 words
A buffer stage for buffering an input signal generated by a current controlled oscillator, the buffer stage comprising: an input terminal that receives the input signal; an output terminal that outputs a buffered signal; at least one buffer, coupled between the input and output terminals, that buffers the input signal to generate the buffered signal, the at least one buffer having a current control terminal; and at least one adjustable current source having an output coupled to the current control terminal of the at least one buffer, the at least one current source further including at least one control terminal that receives a buffer control signal reflecting the magnitude of the input signal, wherein the current output from the adjustable current source is substantially proportional to a square of the peak to peak voltage of the input signal.
Claim 12
Dependent Claim
25 words
The buffer stage of claim 9 wherein the at least one buffer comprising an amplifying buffer having a control terminal coupled to the current source.
Claim 13
Dependent Claim
50 words
The buffer stage of claim 9 wherein the current controlled oscillator is coupled to an oscillator current source at a first node, the current provided by the oscillator current source determined the frequency of the input signal, the buffered control signal is responsive to a voltage at the first node.
Claim 14
Dependent Claim
24 words
The buffer stage of claim 11 wherein the voltage at the first node substantially equals a peak to peak voltage of the input signal.
Claim 15
Dependent Claim
146 words
The buffer stage of claim 9 wherein the current controlled oscillator comprising of a ring of CMOS inverters and a oscillator current source coupled to each other at a first node; wherein an output inverter of the current controlled oscillator provides the input signal; wherein the output inverter has a NMOS transistor serially coupled to a PMOS transistor, a source of the PMON transistor is coupled to the oscillator current source, and a source of the NMOS transistor is coupled to the ground; a drain of the NMOS and the PMOS transistors are coupled to each other to form an output terminal of the current controlled oscillator; a gate of the PMOS and the NMOS are coupled to form an input terminal of the output inverter; and wherein the at least one control terminal is coupled to the first node for receiving the buffer control signal.
Claim 16
Dependent Claim
80 words
The buffer stage of claim 13 wherein the at least one adjustable current source comprising at least one current mirror and at least one current source transistor; and at least one current source transistor is coupled to the first node and to an least one input of the at least one current mirror; at least one output of the at least one current mirror is coupled to the at least one current controlled terminal of the at least one buffer.
Claim 17
Dependent Claim
24 words
The buffer stage of claim 14 wherein the at least one adjustable current source transistor substantially equals the NMOS transistor of the output inverter.
Claim 18
Dependent Claim
36 words
The buffer stage of claim 9 wherein the input signal has a first duty cycle and the buffered signal has a second duty cycle; and wherein, the first duty cycle substantially equals the first duty cycle.
Claim 19
Dependent Claim
126 words
A buffer stage for buffering an input signal generated by a current controlled oscillator, the buffer stage comprising: an input terminal that receives the input signal; an output terminal that outputs a buffered signal; at least one buffer, coupled between the input and output terminals, that buffers the input signal to generate the buffered signal, the at least one buffer having a current control terminal; and at least one adjustable current source having an output coupled to the current control terminal of the at least one buffer, the at least one current source further including at least one control terminal that receives a buffer control signal reflecting the magnitude of the input signal, the at least one adjustable current source emulates the at least one buffer.
Claim 20
Dependent Claim
126 words
A buffer stage for buffering an input signal generated by a current controlled oscillator, the buffer stage comprising: an input terminal that receives the input signal; an output terminal that outputs a buffered signal; at least one buffer, coupled between the input and output terminals, that buffers the input signal to generate the buffered signal, the at least one buffer having a current control terminal; and at least one adjustable current source having an output coupled to the current control terminal of the at least one buffer, the at least one current source further including at least one control terminal that receives a buffer control signal reflecting the magnitude of the input signal, the at least one adjustable current source emulates the at least one buffer.
Claim 21
Dependent Claim
36 words
The buffer stage of claim 17 wherein the input signal has a first duty cycle and the buffered signal has a second duty cycle; and wherein, the first duty cycle substantially equals the first duty cycle.
Claim 22
Dependent Claim
50 words
The buffer stage of claim 17 wherein the current controlled oscillator is coupled to an oscillator current source at a first node, the current provided by the oscillator current source determined the frequency of the input signal, the buffered control signal is responsive to a voltage at the first node.
Claim 23
Dependent Claim
219 words
The buffer stage of claim 19 wherein the current controlled oscillator comprising of a ring of CMOS inverters and a oscillator current source coupled to each other at a first node; wherein an output inverter of the current controlled oscillator provides the input signal; wherein the output inverter has a NMOS transistor serially coupled to a PMOS transistor, a source of the PMON transistor is coupled to the oscillator current source, and a source of the NMOS transistor is coupled to the ground; a drain of the NMOS and the PMOS transistors are coupled to each other to form an output terminal of the current controlled oscillator; a gate of the PMOS and the NMOS are coupled to form an input terminal of the output inverter; wherein the at least one control terminal is coupled to the first node for receiving the buffer control signal; wherein the at least one current source comprising at least one current mirror and at least one current source transistor; and wherein at least one current source transistor is coupled to the first node and to an least one input of the at least one current mirror; at least one output of the at least one current mirror is coupled to the at least one current controlled terminal of the at least one buffer.
Claim 24
Dependent Claim
24 words
The buffer stage of claim 20 wherein the at least one adjustable current source transistor substantially equals the NMOS transistor of the output inverter.
Claim 25
Independent Claim
147 words
A method for buffering an input signal generated by a current controlled oscillator, the method comprising the steps of: providing the input signal to an input terminal of a current controlled buffer stage and providing a buffer control signal reflecting a peak to peak voltage of the input signal to a control terminal of an adjustable current source; generating a control signal from the buffer control signal, providing the control signal to a control terminal of the buffer stage while the buffer stage generates the buffered signal; and wherein the control signal equals the current sourced by the buffer stage; wherein the step of generating a control signal from the buffer control signal and providing the control signal to a control terminal involves: emulating the behavior of a last stage of the current controlled oscillator; mirroring a control signal provided during the emulation to the control terminal.
Claim 26
Independent Claim
147 words
A method for buffering an input signal generated by a current controlled oscillator, the method comprising the steps of: providing the input signal to an input terminal of a current controlled buffer stage and providing a buffer control signal reflecting a peak to peak voltage of the input signal to a control terminal of an adjustable current source; generating a control signal from the buffer control signal, providing the control signal to a control terminal of the buffer stage while the buffer stage generates the buffered signal; and wherein the control signal equals the current sourced by the buffer stage; wherein the step of generating a control signal from the buffer control signal and providing the control signal to a control terminal involves: emulating the behavior of a last stage of the current controlled oscillator; mirroring a control signal provided during the emulation to the control terminal.
Claim 27
Dependent Claim
35 words
The method of claim 22 wherein the input signal has a first duty cycle and the buffered signal has a second duty cycle; and wherein, the first duty cycle substantially equals the second duty cycle.
Claim 28
Independent Claim
108 words
A method for buffering an input signal generated by a current controlled oscillator, the method comprising the steps of: providing the input signal to an input terminal of a current controlled buffer stage and providing a buffer control signal reflecting a peak to peak voltage of the input signal to a control terminal of an adjustable current source; generating a control signal from the buffer control signal, providing the control signal to a control terminal of the buffer stage while the buffer stage generates the buffered signal; and wherein the control signal is substantially proportional to a square of the peak to peak voltage of the input signal.
Claim 29
Independent Claim
108 words
A method for buffering an input signal generated by a current controlled oscillator, the method comprising the steps of: providing the input signal to an input terminal of a current controlled buffer stage and providing a buffer control signal reflecting a peak to peak voltage of the input signal to a control terminal of an adjustable current source; generating a control signal from the buffer control signal, providing the control signal to a control terminal of the buffer stage while the buffer stage generates the buffered signal; and wherein the control signal is substantially proportional to a square of the peak to peak voltage of the input signal.
References Cited (Backward Citations)
US5300898A
Cited
US5512861A
Cited
US5682123A
Cited
US5828258A
Cited
US5920217A
Cited
US5963102A
Cited
US5821821A
Cited
US6037811A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-09-03 | 2005-03-05 | 2005-09-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-09-03 | 2009-03-05 | 2009-09-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-09-03 | 2013-03-05 | 2013-09-04 | $7700.00 | Window Closed / Lapsed |