← Back to Patent Explorer
US6274894B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Low-bandgap source and drain formation for short-channel MOS transistors

Assignee: Advanced Micro Devices Inc
•
Filing: 1999-08-17
•
Granted: 2001-08-14
•
Expires: 2019-08-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transistor having source and drain regions which include lower-bandgap portions and a method for making the same are provided. A gate conductor is formed over a gate dielectric on a semiconductor substrate. The gate conductor is covered on all sides with oxide or another dielectric for protection during subsequent processing. Anisotropic etching is used to form shallow trenches in the substrate on either side of the gate conductor. The trenches are bounded by the dielectric-coated gate conductor and by dielectric isolation regions, or by an adjacent gate conductor in the case of non-isolated transistors. A selective epitaxy technique may then be used to grow a layer within each trench of a material having a bandgap lower than that of the semiconductor substrate. The lower-bandgap material is preferably grown only on the exposed semiconductor surfaces in the trenches, and not on the surrounding dielectric regions. The lower-bandgap material may be an undoped layer used as a buffer for interdiffusion of dopants between the channel and source/drain regions of the transistor. The lower-bandgap material may also be a heavily doped layer with the same carrier type as the semiconductor substrate, used as a halo region to reduce punchthrough and threshold voltage lowering effects. The buffer and halo functions may also be combined using multilayer source/drain structures. The portion of the trench above such buffer and/or halo layers is filled with a semiconductor material doped with the opposite carrier type than that of the substrate to form lightly-doped-drain portions of the transistor source and drain.

Inventors

  • 👤 Karsten Wieczorek
  • 👤 Manfred Horstmann
  • 👤 Frederick N. Hause

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:39
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D30/00; H10D30/01; H10D30/021; H10D30/027; H10D30/0275; H10D62/01; H10D62/021; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D62/80; H10D62/82; H10D62/822; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/256

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 80 words
A transistor, comprising: a gate conductor dielectrically spaced above a semiconductor substrate; and a pair of source/drain regions within the semiconductor substrate, laterally displaced on either side of the gate conductor, wherein each of the pair of source/drain regions comprises a filled trench, wherein the filled trench comprises a first semiconductor material having a bandgap smaller than that of the semiconductor substrate, and wherein said first semiconductor material has a carrier type the same as that of the semiconductor substrate.
Claim 2
Dependent Claim 80 words
A transistor, comprising: a gate conductor dielectrically spaced above a semiconductor substrate; and a pair of source/drain regions within the semiconductor substrate, laterally displaced on either side of the gate conductor, wherein each of the pair of source/drain regions comprises a filled trench, wherein the filled trench comprises a first semiconductor material having a bandgap smaller than that of the semiconductor substrate, and wherein said first semiconductor material has a carrier type the same as that of the semiconductor substrate.
Claim 3
Dependent Claim 25 words
The transistor as recited in claim 1 , wherein said semiconductor substrate comprises a silicon substrate and said first semiconductor material comprises a silicon-germanium alloy.
Claim 4
Dependent Claim 43 words
The transistor as recited in claim 1 , wherein said filled trench further comprises a second semiconductor material extending to an upper surface of said trench, and wherein said second semiconductor material has a carrier type opposite to that of the semiconductor substrate.
Claim 5
Dependent Claim 21 words
The transistor as recited in claim 3 , wherein said first semiconductor material is more heavily doped than the semiconductor substrate.
Claim 6
Dependent Claim 42 words
The transistor as recited in claim 4 , wherein said filled trench further comprises a third semiconductor material adjacent the first semiconductor material, wherein the third semiconductor material has a bandgap smaller than that of the semiconductor substrate and is substantially undoped.
Claim 7
Dependent Claim 25 words
The transistor as recited in claim 5 , wherein said third semiconductor material is interposed between the first semiconductor material and the second semiconductor material.
Claim 8
Dependent Claim 24 words
The transistor as recited in claim 5 , wherein said third semiconductor material is interposed between the first semiconductor material and the semiconductor substrate.
Claim 9
Dependent Claim 25 words
The transistor as recited in claim 7 , further comprising a fourth semiconductor material interposed between the first semiconductor material and the second semiconductor material.
Claim 10
Dependent Claim 19 words
The transistor as recited in claim 1 , further comprising dielectric materials encapsulating exterior surfaces of the gate structure.
Claim 11
Dependent Claim 25 words
The transistor as recited in claim 9 , wherein said dielectric material upon a top surface of the gate conductor comprises a bottom anti-reflective coating.
Claim 12
Dependent Claim 18 words
The transistor as recited in claim 2 , wherein said first semiconductor material is grown by selective epitaxy.
Claim 13
Dependent Claim 23 words
The transistor as recited in claim 3 , wherein said second semiconductor material has a smaller bandgap than that of the semiconductor substrate.
Claim 14
Dependent Claim 15 words
The transistor as recited in claim 3 , wherein said second semiconductor material is silicon.
Claim 15
Dependent Claim 23 words
The transistor as recited in claim 8 , wherein said fourth semiconductor material has a bandgap smaller than that of the semiconductor substrate.
Claim 16
Dependent Claim 16 words
The transistor as recited in claim 8 , wherein said fourth semiconductor material is substantially undoped.
Claim 17
Dependent Claim 148 words
A transistor, comprising: a gate conductor dielectrically spaced above a semiconductor substrate; and a pair of source/drain regions within the semiconductor substrate, laterally displaced on either side of the gate conductor, wherein each of the pair of source/drain regions comprises a filled trench, and wherein the filled trench comprises: a silicon layer adjacent to said semiconductor substrate, wherein said silicon layer is substantially undoped; a second semiconductor material having a bandgap smaller than that of the semiconductor substrate, wherein said second semiconductor material is more heavily doped than the semiconductor substrate, and wherein said second semiconductor material is adjacent to said silicon layer; a third semiconductor material adjacent to said second semiconductor material, wherein said third semiconductor material is substantially undoped; and a fourth semiconductor material having a bandgap smaller than that of the semiconductor substrate, wherein said fourth semiconductor material is adjacent to said third semiconductor material.
Claim 18
Dependent Claim 148 words
A transistor, comprising: a gate conductor dielectrically spaced above a semiconductor substrate; and a pair of source/drain regions within the semiconductor substrate, laterally displaced on either side of the gate conductor, wherein each of the pair of source/drain regions comprises a filled trench, and wherein the filled trench comprises: a silicon layer adjacent to said semiconductor substrate, wherein said silicon layer is substantially undoped; a second semiconductor material having a bandgap smaller than that of the semiconductor substrate, wherein said second semiconductor material is more heavily doped than the semiconductor substrate, and wherein said second semiconductor material is adjacent to said silicon layer; a third semiconductor material adjacent to said second semiconductor material, wherein said third semiconductor material is substantially undoped; and a fourth semiconductor material having a bandgap smaller than that of the semiconductor substrate, wherein said fourth semiconductor material is adjacent to said third semiconductor material.
Claim 19
Dependent Claim 19 words
The transistor as recited in claim 16 , further comprising dielectric materials encapsulating exterior surfaces of the gate structure.
Claim 20
Dependent Claim 24 words
The transistor as recited in claim 17 wherein said dielectric material upon a top surface of the gate conductor comprises a bottom anti-reflective coating.

References Cited (Backward Citations)

US5216271A Cited
US5285088A Cited
US5432366A Cited
JPH0794717A Cited
US5569624A Cited
US5955745A Cited
US6048756A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2004-08-13 2005-02-12 2005-08-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2008-08-13 2009-02-12 2009-08-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2012-08-13 2013-02-12 2013-08-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag