Patent EP0539686A1 successfully refreshed from Google Patents.
Patent JPS5620863A successfully refreshed from Google Patents.
Patent US6271679B1 successfully refreshed from Google Patents.
US6271679B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
I/O cell configuration for multiple I/O standards
Assignee: Altera Corp
•
Filing: 2000-03-23
•
Granted: 2001-08-07
•
Expires: 2020-03-23
Abstract
Abstract Circuitry is provided to individually configure each I/O of an integrated circuit to be compatible with a different LVTTL I/O standards. This can be done with only one I/O supply voltage, where that voltage is the highest of the I/O voltages needed in a particular application. The circuitry operates by regulating the output voltage of the I/O cell so that it is above the VOH and below the maximum VIH for the LVTTL standard for which it will comply with. Since each I/O cell is individually configurable, any I/O can drive out to any LVTTL specification.
Inventors
- 👤 Cameron McClintock
- 👤 Richard G. Cliff
- 👤 Bonnie I. Wang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 18:22
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K19/17744; H03K19/0175; H03K19/0185; H03K19/018585
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
97 words
A programmable logic integrated circuit comprising: a plurality of first I/O circuits coupled to a supply voltage and a first configurable reference voltage; and a plurality of second I/O circuits coupled to the supply voltage and a second configurable reference voltage, wherein the first configurable reference voltage is different from the second configurable reference voltage and the plurality of first I/O circuits is compatible with a first I/O standard based on the first configurable reference voltage and the plurality of second I/O circuits compatible with a second I/O voltage standard based on the second configurable reference voltage.
Claim 2
Dependent Claim
97 words
A programmable logic integrated circuit comprising: a plurality of first I/O circuits coupled to a supply voltage and a first configurable reference voltage; and a plurality of second I/O circuits coupled to the supply voltage and a second configurable reference voltage, wherein the first configurable reference voltage is different from the second configurable reference voltage and the plurality of first I/O circuits is compatible with a first I/O standard based on the first configurable reference voltage and the plurality of second I/O circuits compatible with a second I/O voltage standard based on the second configurable reference voltage.
Claim 3
Dependent Claim
73 words
The integrated circuit of claim 1 wherein each of the plurality of first I/O circuits comprises: a first transistor coupled between the supply voltage and a first node, and having a control electrode coupled to a voltage level equal to the first reference voltage plus a threshold voltage of the first transistor; a second transistor coupled between the first node and a pad; and a third transistor coupled between the pad and ground.
Claim 4
Dependent Claim
35 words
The integrated circuit of claim 2 wherein the first transistor is NMOS and the second transistor in PMOS, and the first transistor is at least about ten times larger in size than the second transistor.
Claim 5
Dependent Claim
26 words
The integrated circuit of claim 2 wherein a VOH of the first I/O circuit is the lesser of the first reference voltage or the supply voltage.
Claim 6
Dependent Claim
131 words
The integrated circuit of claim 1 wherein each of the plurality of second I/O circuits comprises: a first transistor coupled between the supply voltage and a pad; a second transistor coupled between the pad and ground; a logic gate having an output coupled to a control electrode of the first transistor; and a differential amplifier circuit having a first input coupled to the pad and a second input coupled to the second reference voltage, and providing an output to an input of the logic gate, wherein the output is a logic high when a voltage at the second input is higher than a voltage at the first input, and the output is a logic low when the voltage at the first input is higher than the voltage at the second input.
Claim 7
Dependent Claim
26 words
The integrated circuit of claim 5 wherein a VOH of the second I/O circuit is the lesser of the second reference voltage or the supply voltage.
Claim 8
Dependent Claim
33 words
The integrated circuit of claim 5 wherein the second I/O circuit further comprises a leaker device coupled between the supply voltage and the pad to statically hold a VOH voltage at the pad.
Claim 9
Dependent Claim
19 words
The integrated circuit of claim 5 wherein the logic gate further comprises an input coupled to a predriver circuit.
Claim 10
Dependent Claim
28 words
The integrated circuit of claim 7 wherein the first transistor and leaker device are PMOS transistors and the first transistor is larger in size than the leaker device.
Claim 11
Dependent Claim
23 words
The integrated circuit of claim 1 wherein the first configurable reference voltage is programmably selectable by configuring memory cells of the integrated circuit.
Claim 12
Dependent Claim
87 words
The integrated circuit of claim 1 wherein the first and second I/O circuits each comprise: a first multiplexer having a first input programmably coupled to an interconnect line and a second input coupled to a pad; an output register having a input coupled to an output of the first multiplexer; and a second multiplexer having a first input programmably coupled to the interconnect line and a second input coupled to an output of the output register, and providing an output to an input of the I/O circuit.
Claim 13
Dependent Claim
50 words
The integrated circuit of claim 1 wherein a VOH of the first I/O circuits will be the lesser of the first configurable reference voltage or the supply voltage, and a VOH of the second I/O circuits will be the lesser of the second configurable reference voltage or the supply voltage.
Claim 14
Dependent Claim
45 words
The integrated circuit of claim 1 wherein the supply voltage is a noisy supply and a second supply voltage at the same voltage level as the noisy supply voltage is a quiet supply voltage coupled to circuitry other than the I/O circuits of integrated circuit.
Claim 15
Independent Claim
83 words
A method of operating a programmable logic integrated circuit comprising: programmably selecting a first reference voltage level to be coupled to a first I/O circuit to select a first I/O standard the first I/O circuit will be compatible with; programmably selecting a second reference voltage level to be coupled to a second I/O circuit to select a second I/O standard the second I/O circuit will be compatible with; and coupling the first I/O circuit and the second I/O circuit to a supply voltage.
Claim 16
Independent Claim
83 words
A method of operating a programmable logic integrated circuit comprising: programmably selecting a first reference voltage level to be coupled to a first I/O circuit to select a first I/O standard the first I/O circuit will be compatible with; programmably selecting a second reference voltage level to be coupled to a second I/O circuit to select a second I/O standard the second I/O circuit will be compatible with; and coupling the first I/O circuit and the second I/O circuit to a supply voltage.
Claim 17
Dependent Claim
21 words
The method of claim 14 wherein the supply voltage is the highest supply voltage of the first or second I/O standard.
References Cited (Backward Citations)
US4742252A
Cited
US5369317A
Cited
US5521530A
Cited
EP0718977A2
Cited
US5798659A
Cited
EP0750242A2
Cited
US5583454A
Cited
WO1998047230A1
Cited
US6049227A
Cited
US5974476A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-08-06 | 2005-02-05 | 2005-08-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-08-06 | 2009-02-05 | 2009-08-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-08-06 | 2013-02-05 | 2013-08-07 | $7700.00 | Window Closed / Lapsed |