US6169328B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor chip assembly
Assignee: Adeia Semiconductor Solutions LLC
•
Filing: 1999-02-08
•
Granted: 2001-01-02
•
Expires: 2019-02-08
Abstract
Abstract A semiconductor chip package structure for providing a reliable interface between a semiconductor chip and a PWB to accommodate for the thermal coefficient of expansion mismatch therebetween. The interface between a chip and a PWB is comprised of a package substrate having a plurality of compliant pads defining channels therebetween. The package substrate is typically comprised of a flexible dielectric sheet that has leads and terminals on at least one surface thereof. The pads have a first coefficient of thermal expansion (“CTE”) and are comprised of a material having a fairly low modulus of elasticity. An encapsulant having a second CTE lower than the CTE of the compliant pads is disposed within the channels to form a uniform encapsulation layer. The pads are in rough alignment with the conductive terminals on the package substrate thereby allowing independent movement of the terminals during thermal cycling of the chip. The encapsulant encases the conductive leads electrically connecting the terminals to chip contacts on a face surface of the chip. The lower CTE of the encapsulant controls the flexing of the conductive leads so that the leads do not prematurely fatigue and become unreliable while the lower modulus compliant pads relieve the stress on the solder balls induced by the CTE mismatch of the chip and the PWB.
Inventors
- 👤 Craig Mitchell
- 👤 Mike Warner
- 👤 Jim Behlen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 16:40
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H05; H05K; H05K3/00; H05K3/40; H05K3/4038; H05K3/4084; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635; H10W70/67; H10W70/688; H10W72/00; H10W74/012; H10W74/10; H10W74/15; H10W90/00; H10W90/701; H05K1/00; H05K1/02; H05K1/11; H05K1/118; H05K2201/00; H05K2201/01; H05K2201/0104; H05K2201/0133; H05K2201/03; H05K2201/0332; H05K2201/0388; H05K2201/0394; H05K2201/0397; H05K2201/09; H05K2201/09009; H05K2201/09081; H05K2201/091; H05K2203/00; H05K2203/06; H05K2203/063; H05K3/36; H05K3/361; H10W72/071; H10W72/0711; H10W72/072; H10W72/07231; H10W72/07236; H10W72/07251; H10W72/073; H10W72/07321; H10W72/07327; H10W72/20; H10W72/851; H10W72/853; H10W72/856
Claims Analysis
Total Claims: 46
Claim 1
Independent Claim
125 words
A semiconductor chip package, comprising: a substrate having a first and a second surface, said substrate further having terminals, said terminals being exposed at the second substrate surface; one or more compliant pads having a first CTE juxtaposed with said first substrate surface; a chip unit including a semiconductor chip having a plurality of chip contacts on a face surface, said chip unit being attached to said one or more compliant pads; leads connecting said chip contacts to said terminals; and an encapsulant surrounding said one or more compliant pads so that said encapsulant and said one or more compliant pads form a composite layer between said chip unit and said substrate, said encapsulant having a second CTE that is lower than said first CTE.
Claim 2
Dependent Claim
125 words
A semiconductor chip package, comprising: a substrate having a first and a second surface, said substrate further having terminals, said terminals being exposed at the second substrate surface; one or more compliant pads having a first CTE juxtaposed with said first substrate surface; a chip unit including a semiconductor chip having a plurality of chip contacts on a face surface, said chip unit being attached to said one or more compliant pads; leads connecting said chip contacts to said terminals; and an encapsulant surrounding said one or more compliant pads so that said encapsulant and said one or more compliant pads form a composite layer between said chip unit and said substrate, said encapsulant having a second CTE that is lower than said first CTE.
Claim 3
Dependent Claim
33 words
The semiconductor chip package as claimed in claim 1 wherein said at least one pad includes a plurality of pads defining at least one channel therebetween and said encapsulant extends into said channel.
Claim 4
Dependent Claim
21 words
The semiconductor chip package as claimed in claim 1 , wherein said terminals are located within a periphery of said chip.
Claim 5
Dependent Claim
21 words
The semiconductor chip package as claimed in claim 1 , wherein said terminals are located beyond a periphery of said chip.
Claim 6
Dependent Claim
33 words
The semiconductor chip package as claimed in claim 1 , wherein said terminals include inner terminals located within a periphery of said chip and outer terminals located beyond a periphery of said chip.
Claim 7
Dependent Claim
24 words
The semiconductor chip package as claimed in claim 1 , wherein a plurality of said terminals are located above at least one compliant pad.
Claim 8
Dependent Claim
21 words
The semiconductor chip package as claimed in claim 1 , wherein each said terminal is located above a respective compliant pad.
Claim 9
Dependent Claim
29 words
The semiconductor chip package as claimed in claim 1 , wherein said substrate includes a potential plane on at least a portion of at least one said substrate surface.
Claim 10
Dependent Claim
20 words
The semiconductor chip package as claimed in claim 1 , wherein said terminals are located on said first substrate surface.
Claim 11
Dependent Claim
20 words
The semiconductor chip package as claimed in claim 1 , wherein said terminals are located on said second substrate surface.
Claim 12
Dependent Claim
32 words
The semiconductor chip package as claimed in claim 1 , wherein said first CTE is between 50 to 400 ppm/° C. and said second CTE is between 15 to 300 ppm/° C.
Claim 13
Dependent Claim
40 words
The semiconductor chip package as claimed in claim 1 wherein the compliant pads have a modulus of elasticity of between 1 MPa. to 300 MPa. and said encapsulant has a modulus of elasticity of between 10 MPa. to 8 GPa.
Claim 14
Dependent Claim
38 words
The semiconductor chip package as claimed in claim 1 , wherein the compliant pads are comprised of a material selected from the group consisting of silicones, epoxies, urethanes, gels, foams and combinations, blends and composites of such materials.
Claim 15
Dependent Claim
37 words
The semiconductor chip package as claimed in claim 1 , wherein the encapsulant is comprised of a material selected from the group consisting of silicones, epoxies, urethanes, gels, foams and combinations, blends and composites of such materials.
Claim 16
Dependent Claim
20 words
The semiconductor chip package as claimed in claim 1 , wherein the substrate is comprised of a flexible, dielectric layer.
Claim 17
Dependent Claim
23 words
The semiconductor chip as claimed in claim 3 , wherein said substrate is flexible and said terminals are located above said compliant pads.
Claim 18
Dependent Claim
23 words
The semiconductor chip as claimed in claim 4 , wherein said substrate is flexible and said terminals are located above said compliant pads.
Claim 19
Dependent Claim
31 words
The semiconductor chip package as claimed in claim 4 , wherein said chip unit further comprises a heat spreader attached to a back surface of said chip and to said encapsulant.
Claim 20
Dependent Claim
23 words
The semiconductor chip package as claimed in claim 18 , wherein the heat spreader is in the form of a substantially planar sheet.
Claim 21
Dependent Claim
35 words
The semiconductor chip package as claimed in claim 18 , wherein the heat spreader has an indentation on a first surface such that flange regions encircle said indentation, said chip being positioned within said indentation.
Claim 22
Dependent Claim
29 words
The semiconductor chip package as claimed in claim 20 , wherein the face surface of the chip is in rough co-planarity with said flange regions of said heat spreader.
Claim 23
Dependent Claim
20 words
The semiconductor chip package as claimed in claim 5 , wherein said inner terminals are located above said compliant pads.
Claim 24
Dependent Claim
24 words
The semiconductor chip package as claimed in claim 5 , wherein said inner terminals and said outer terminals are located above said compliant pads.
Claim 25
Dependent Claim
31 words
The semiconductor chip package as claimed in claim 5 , wherein said chip unit further comprises a heat spreader attached to a back surface of said chip and to said encapsulant.
Claim 26
Dependent Claim
23 words
The semiconductor chip package as claimed in claim 24 , wherein the heat spreader is in the form of a substantially planar sheet.
Claim 27
Dependent Claim
35 words
The semiconductor chip package as claimed in claim 24 , wherein the heat spreader has an indentation on a first surface such that flange regions encircle said indentation, said chip being positioned within said indentation.
Claim 28
Dependent Claim
29 words
The semiconductor chip package as claimed in claim 26 , wherein the face surface of the chip is in rough co-planarity with said flange regions of said heat spreader.
Claim 29
Dependent Claim
85 words
The semiconductor chip package as claimed in claim 27 wherein the composite layer includes a thin region having a first thickness including said pads and a thick region having a second thickness greater than said first thickness, said thick region including said encapsulant, at least some of said leads extending across said thick region, whereby expansion of said composite layer in said thick and flexure of the leads extending across the thick region due to such expansion is limited by the CTE of the encapsulant.
Claim 30
Dependent Claim
32 words
The semiconductor chip package as claimed in claim 11 , wherein said first CTE is between 50 to 100 ppm/° C. and said second CTE is between 20 to 80 ppm/° C.
Claim 31
Dependent Claim
40 words
The semiconductor chip package as claimed in claim 12 wherein the compliant pads have a modulus of elasticity of between 50 MPa to 200 MPa and said encapsulant has a modulus of elasticity of between 100 MPa to 2 GPa.
Claim 32
Dependent Claim
146 words
A semiconductor chip package, comprising: a flexible, sheet-like substrate having a first and a second surface, said substrate further having terminals, said terminals being exposed at the second substrate surface; at least one compliant pad having a first modulus of elasticity abutting said first substrate surface, wherein said substrate terminals are located substantially above said at least one pad; a chip unit including a semiconductor chip having a plurality of chip contacts on a face surface, said chip unit being attached to said one or more compliant pads; leads connecting said chip contacts and said terminals; and an encapsulant disposed surrounding said one or more compliant pads so that said encapsulant and said one or more compliant pads form a composite layer between said chip unit and said substrate, said encapsulant having a second modulus of elasticity that is higher than said first modulus of elasticity.
Claim 33
Dependent Claim
146 words
A semiconductor chip package, comprising: a flexible, sheet-like substrate having a first and a second surface, said substrate further having terminals, said terminals being exposed at the second substrate surface; at least one compliant pad having a first modulus of elasticity abutting said first substrate surface, wherein said substrate terminals are located substantially above said at least one pad; a chip unit including a semiconductor chip having a plurality of chip contacts on a face surface, said chip unit being attached to said one or more compliant pads; leads connecting said chip contacts and said terminals; and an encapsulant disposed surrounding said one or more compliant pads so that said encapsulant and said one or more compliant pads form a composite layer between said chip unit and said substrate, said encapsulant having a second modulus of elasticity that is higher than said first modulus of elasticity.
Claim 34
Dependent Claim
33 words
The semiconductor chip package as claimed in claim 31 wherein said at least one pad includes a plurality of pads defining at least one channel therebetween and said encapsulant extends into said channel.
Claim 35
Dependent Claim
29 words
The semiconductor chip package as claimed in claim 31 , wherein said pads have a first CTE and said encapsulant has a second CTE lower than said first CTE.
Claim 36
Dependent Claim
21 words
The semiconductor chip package as claimed in claim 31 , wherein said terminals are located within a periphery of said chip.
Claim 37
Dependent Claim
21 words
The semiconductor chip package as claimed in claim 31 , wherein said terminals are located beyond a periphery of said chip.
Claim 38
Dependent Claim
33 words
The semiconductor chip package as claimed in claim 31 , wherein said terminals include inner terminals located within a periphery of said chip and outer terminals located beyond a periphery of said chip.
Claim 39
Dependent Claim
24 words
The semiconductor chip package as claimed in claim 31 , wherein a plurality of said terminals are located above at least one compliant pad.
Claim 40
Dependent Claim
21 words
The semiconductor chip package as claimed in claim 31 , wherein each said terminal is located above a respective compliant pad.
Claim 41
Dependent Claim
32 words
The semiconductor chip package as claimed in claim 31 , wherein said first CTE is between 50 to 400 ppm/° C. and said second CTE is between 15 to 300 ppm/° C.
Claim 42
Dependent Claim
32 words
The semiconductor chip package as claimed in claim 31 , wherein said first CTE is between 50 to 100 ppm/° C. and said second CTE is between 20 to 80 ppm/° C.
Claim 43
Dependent Claim
36 words
The semiconductor chip package as claimed in claim 31 , wherein said first modulus of elasticity is between 1 MPa. to 300 MPa. and said second modulus of elasticity is between 10 MPa. to 8 GPa.
Claim 44
Dependent Claim
38 words
The semiconductor chip package as claimed in claim 31 , wherein the compliant pads are comprised of a material selected from the group consisting of silicones, epoxies, urethanes, gels, foams and combinations, blends and composites of such materials.
Claim 45
Dependent Claim
37 words
The semiconductor chip package as claimed in claim 31 , wherein the encapsulant is comprised of a material selected from the group consisting of silicones, epoxies, urethanes, gels, foams and combinations, blends and composites of such materials.
Claim 46
Dependent Claim
36 words
The semiconductor chip package as claimed in claim 41 , wherein said first modulus of elasticity is between 50 MPa to 200 MPa and said second modulus of elasticity is between 100 MPa to 2 GPa.
References Cited (Backward Citations)
US4190855A
Cited
US4300153A
Cited
US4381602A
Cited
US4396936A
Cited
US4642889A
Cited
US4955132A
Cited
JPH01155633A
Cited
JPH01164054A
Cited
JPH01235261A
Cited
JPH01253926A
Cited
JPH01278755A
Cited
US5110388A
Cited
JPH0256941A
Cited
US5001542A
Cited
US5656862A
Cited
JPH0491443A
Cited
US5148265A
Cited
US5148266A
Cited
JPH04137641A
Cited
US5140404A
Cited
US5265329A
Cited
US5225966A
Cited
US5316788A
Cited
US5194930A
Cited
US5363277A
Cited
US5203076A
Cited
US5249101A
Cited
WO1994003036A1
Cited
US5371404A
Cited
US5563445A
Cited
US5355283A
Cited
US5483106A
Cited
US5477611A
Cited
US5431571A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-01-02 | 2004-07-03 | 2005-01-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-01-02 | 2008-07-03 | 2009-01-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-01-02 | 2012-07-03 | 2013-01-02 | $7700.00 | Window Closed / Lapsed |