US6141709A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Peripheral circuitry for providing video I/O capabilities to a general purpose host computer
Assignee: Acoustic Technology LLC
•
Filing: 1998-11-16
•
Granted: 2000-10-31
•
Expires: 2018-11-16
Abstract
Abstract A video peripheral board for providing video I/O capabilities to a general purpose host computer. The video peripheral board comprises a video I/O port configured to connect a video device, a bus interface circuit, and control logic. The bus interface circuit is configured to connect the video peripheral board into a system bus of the host computer, and is capable of becoming bus master of the system bus. The control logic is configured to control the bus interface circuit to effect transfer of video data between the video I/O port and storage of the host computer, the video data passing through the video I/O port in real time.
Inventors
- 👤 Daniel F. Cutter
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 12:09
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; H; H04; H04N; H04N21/00; H04N21/40; H04N21/41; H04N21/414; H04N21/4143; H04N5/00; H04N5/76; H04N5/765
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
206 words
Peripheral circuitry for providing video I/O capabilities to a general purpose host computer, said general purpose host computer having a bus, data storage accessible for transfer of data to and from said storage over said bus, and a central processing unit, said bus being controllable by said central processing unit (CPU) or by an external device connected to said bus, the peripheral circuitry comprising: a video I/O port configured to connect to a video device; a bus interface circuit configured to connect to said bus of the host computer, said bus interface circuit including a bus master address generator that generates addresses of said storage for transfer of data to and from said storage over said bus, said bus interface circuit being capable of becoming bus master of said bus; a data buffer storing video data for transfer to or from said bus and for transfer to or from said video I/O port; and a processor connected to effect transfer of video data between said video I/O port and said data buffer and transfer between said data buffer and said storage of the host computer at addresses generated by said bus master address generator, said video data passing through said video I/O port in real time.
Claim 2
Dependent Claim
206 words
Peripheral circuitry for providing video I/O capabilities to a general purpose host computer, said general purpose host computer having a bus, data storage accessible for transfer of data to and from said storage over said bus, and a central processing unit, said bus being controllable by said central processing unit (CPU) or by an external device connected to said bus, the peripheral circuitry comprising: a video I/O port configured to connect to a video device; a bus interface circuit configured to connect to said bus of the host computer, said bus interface circuit including a bus master address generator that generates addresses of said storage for transfer of data to and from said storage over said bus, said bus interface circuit being capable of becoming bus master of said bus; a data buffer storing video data for transfer to or from said bus and for transfer to or from said video I/O port; and a processor connected to effect transfer of video data between said video I/O port and said data buffer and transfer between said data buffer and said storage of the host computer at addresses generated by said bus master address generator, said video data passing through said video I/O port in real time.
Claim 3
Dependent Claim
13 words
The peripheral circuitry of claim 1 wherein said storage is random access memory.
Claim 4
Dependent Claim
12 words
The peripheral circuitry of claim 1 wherein said processor comprises a microprocessor.
Claim 5
Dependent Claim
23 words
The peripheral circuitry of claim 1 wherein said bus interface circuit blocks the video data into blocks for transfer over said system bus.
Claim 6
Dependent Claim
27 words
The peripheral circuitry of claim 1 further comprising: a compression/decompression coder/decoder between said video I/O port and said data buffer for compressing or decompressing said video data.
References Cited (Backward Citations)
US4583160A
Cited
US4488218A
Cited
US5287460A
Cited
US4970663A
Cited
US5151997A
Cited
US5257350A
Cited
US5045940A
Cited
US5305436A
Cited
US5170252A
Cited
US5241663A
Cited
US5185881A
Cited
US5241631A
Cited
US5452378A
Cited
WO1993012481A2
Cited
US5513375A
Cited
US5274738A
Cited
US5309568A
Cited
US5488695A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-10-31 | 2004-05-01 | 2004-10-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-10-31 | 2008-05-01 | 2008-10-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-10-31 | 2012-05-01 | 2012-10-31 | $7700.00 | Window Closed / Lapsed |