Patent US6038199A successfully refreshed from Google Patents.
Patent US6140983A successfully refreshed from Google Patents.
US6140983A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Display system having multiple memory elements per pixel with improved layout design
Assignee: Compound Photonics Ltd
•
Filing: 1999-05-13
•
Granted: 2000-10-31
•
Expires: 2019-05-13
Abstract
Abstract A display matrix is provided comprising a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel and at least partially positioned outside of a footprint of the pixel, the display circuit including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time.
Inventors
- 👤 William A. Quanrud
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:35
CPC Classifications
G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/136; G09; G09G; G09G3/00; G09G3/20; G09G3/34; G09G3/36; G09G3/3611; G09G3/3648; G09G2300/00; G09G2300/04; G09G2300/0404; G09G2300/0408; G09G2300/08; G09G2300/0804; G09G2300/0809; G09G2300/0842; G09G2300/0857; G09G2310/00; G09G2310/02; G09G2310/0235; G09G3/2007; G09G3/2018; G09G3/2022; G09G3/2033; G09G3/22; G09G3/30; G09G3/32; G09G5/00; G09G5/34
Claims Analysis
Total Claims: 38
Claim 1
Independent Claim
88 words
A display matrix comprising: a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; wherein a first display element has a display circuit of second display element at least partially positioned inside a footprint of the pixel of the first display element.
Claim 2
Dependent Claim
88 words
A display matrix comprising: a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; wherein a first display element has a display circuit of second display element at least partially positioned inside a footprint of the pixel of the first display element.
Claim 3
Dependent Claim
19 words
The display matrix according to claim 1, wherein the plurality of memory cells includes at least 2 memory cells.
Claim 4
Dependent Claim
19 words
The display matrix according to claim 1, wherein the plurality of memory cells includes at least 3 memory cells.
Claim 5
Dependent Claim
20 words
The display matrix according to claim 1, wherein the plurality of memory cells includes between 2 and 9 memory cells.
Claim 6
Dependent Claim
19 words
The display matrix according to claim 1, wherein the plurality of memory cells includes at least 9 memory cells.
Claim 7
Dependent Claim
18 words
The display matrix according to claim 1, wherein the memory cells are static random access memory (SRAM) cells.
Claim 8
Dependent Claim
50 words
The display matrix according to claim 1, further including a data line electronically connected to both a first display circuit of a first display element and a second display circuit of a second display element, the data line enabling reading from and writing to the first and second display circuits.
Claim 9
Dependent Claim
127 words
A display matrix comprising: a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; two or more data lines comprising a first data line which carries a bit signal, and a second data line which carries a bit bar signal, the data lines enabling reading from and writing to the first and second display circuits, each data line electronically connected to both a first display circuit of a first display element and a second display circuit of a second display element.
Claim 10
Dependent Claim
127 words
A display matrix comprising: a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; two or more data lines comprising a first data line which carries a bit signal, and a second data line which carries a bit bar signal, the data lines enabling reading from and writing to the first and second display circuits, each data line electronically connected to both a first display circuit of a first display element and a second display circuit of a second display element.
Claim 11
Dependent Claim
78 words
A display matrix comprising: a first display element including a first pixel, and a first display circuit including a plurality of memory cells electrically connected to the first pixel; a second display element including a second pixel, and a second display circuit including a plurality of memory cells electrically connected to the second pixel, the second display circuit being at least partially positioned within a footprint of the second pixel and within a footprint of the first pixel.
Claim 12
Dependent Claim
78 words
A display matrix comprising: a first display element including a first pixel, and a first display circuit including a plurality of memory cells electrically connected to the first pixel; a second display element including a second pixel, and a second display circuit including a plurality of memory cells electrically connected to the second pixel, the second display circuit being at least partially positioned within a footprint of the second pixel and within a footprint of the first pixel.
Claim 13
Dependent Claim
23 words
The display according to claim 9, wherein the first display circuit is at least partially positioned within the footprint of the second pixel.
Claim 14
Dependent Claim
47 words
The display matrix according to claim 10, further including a set of data lines is electronically connected to the first display circuit and the second display circuit, the set of data lines enabling reading to and writing from the first display circuit and the second display circuit.
Claim 15
Dependent Claim
136 words
A virtual image display system comprising: a display matrix including a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel and at least partially positioned outside of a footprint of the pixel, the display circuit including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time, wherein a first display element has a display circuit of second display element at least partially positioned inside a footprint of pixel of the first display element; peripheral control circuits for controlling read and write operations to the memory cells; and one or more magnification optics for magnifying the sub-images formed by the display matrix.
Claim 16
Dependent Claim
136 words
A virtual image display system comprising: a display matrix including a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel and at least partially positioned outside of a footprint of the pixel, the display circuit including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time, wherein a first display element has a display circuit of second display element at least partially positioned inside a footprint of pixel of the first display element; peripheral control circuits for controlling read and write operations to the memory cells; and one or more magnification optics for magnifying the sub-images formed by the display matrix.
Claim 17
Dependent Claim
19 words
The virtual image display system according to claim 12, further including a light emitting mechanism provided at each pixel.
Claim 18
Dependent Claim
19 words
The virtual image display system according to claim 12, further including a light modulating mechanism provided at each pixel.
Claim 19
Dependent Claim
18 words
The virtual image display system according to claim 14, further including an illumination source for illuminating the pixels.
Claim 20
Dependent Claim
17 words
The display system according to claim 14, wherein the light modulating mechanism is a liquid crystal material.
Claim 21
Dependent Claim
112 words
A virtual image display system comprising: a display matrix comprising a first display element including a first pixel, and a first display circuit including a plurality of memory cells electrically connected to the first pixel, a second display element including a second pixel, and a second display circuit including a plurality of memory cells electrically connected to the second pixel, the second display circuit being at least partially positioned within a footprint of the second pixel and within a footprint of the first pixel; peripheral control circuits for controlling read and write operations to the memory cells; and one or more magnification optics for magnifying the sub-images formed by the display matrix.
Claim 22
Dependent Claim
112 words
A virtual image display system comprising: a display matrix comprising a first display element including a first pixel, and a first display circuit including a plurality of memory cells electrically connected to the first pixel, a second display element including a second pixel, and a second display circuit including a plurality of memory cells electrically connected to the second pixel, the second display circuit being at least partially positioned within a footprint of the second pixel and within a footprint of the first pixel; peripheral control circuits for controlling read and write operations to the memory cells; and one or more magnification optics for magnifying the sub-images formed by the display matrix.
Claim 23
Dependent Claim
21 words
The virtual image display system of claim 17, wherein the first pixel is partially within the footprint of the second pixel.
Claim 24
Dependent Claim
43 words
The virtual image display system of claim 17, wherein a set of data lines is connected to the first display circuit and the second display circuit, the set of data lines enabling reading to and writing from the first and second display circuits.
Claim 25
Dependent Claim
44 words
The virtual image display system according to claim 17, wherein the display system is a display component of a device selected from the group consisting of portable computers, personal communicators, personal digital assistants, modems, pagers, video and camera viewfinders, mobile phones, and television monitors.
Claim 26
Independent Claim
112 words
A method for reducing the number of address lines in a pixel-based display system, the method comprisng: electrically connecting a plurality of display circuits to a plurality of pixels each having a footprint, each display circuit having an electrical connection to only one pixel, the plurality of display circuits controlling the operation of the plurality of pixels; positioning the plurality of display circuits relative to the plurality of pixels such that at least a portion of the plurality of display circuits is positioned within a footprint of at least two pixels; and connecting data lines to the plurality of data circuits to read and write data to the plurality of data circuits.
Claim 27
Independent Claim
112 words
A method for reducing the number of address lines in a pixel-based display system, the method comprisng: electrically connecting a plurality of display circuits to a plurality of pixels each having a footprint, each display circuit having an electrical connection to only one pixel, the plurality of display circuits controlling the operation of the plurality of pixels; positioning the plurality of display circuits relative to the plurality of pixels such that at least a portion of the plurality of display circuits is positioned within a footprint of at least two pixels; and connecting data lines to the plurality of data circuits to read and write data to the plurality of data circuits.
Claim 28
Dependent Claim
26 words
The method according to claim 21, wherein at least a portion of the plurality of data circuits includes at least 2 memory cells per data circuit.
Claim 29
Dependent Claim
26 words
The method according to claim 21, wherein at least a portion of the plurality of data circuits includes at least 3 memory cells per data circuit.
Claim 30
Dependent Claim
26 words
The method according to claim 21, wherein at least a portion of the plurality of data circuits includes at least 9 memory cells per data circuit.
Claim 31
Dependent Claim
27 words
The method according to claim 21, wherein at least a portion of the plurality of data circuits includes between 2 and 9 memory cells per data circuit.
Claim 32
Dependent Claim
33 words
The method according to claim 21, wherein positioning the plurality of display circuits includes positioning at least a portion of the plurality of display circuits within the footprint of at least three pixels.
Claim 33
Independent Claim
119 words
A method for reducing the number of address lines in a pixel-based display system, the method comprising: electrically connecting a plurality of display circuits to a plurality of pixels each having a footprint, each display circuit having an electrical connection to only one pixel, the plurality of display circuits controlling the operation of the plurality of pixels; positioning the plurality of display circuits relative to the plurality of pixels such that a first display element has a display circuit of second display element at least partially positioned inside the footprint of a pixel of a first display element; and connecting data lines to the plurality of data circuits to read and write data to the plurality of data circuits.
Claim 34
Independent Claim
119 words
A method for reducing the number of address lines in a pixel-based display system, the method comprising: electrically connecting a plurality of display circuits to a plurality of pixels each having a footprint, each display circuit having an electrical connection to only one pixel, the plurality of display circuits controlling the operation of the plurality of pixels; positioning the plurality of display circuits relative to the plurality of pixels such that a first display element has a display circuit of second display element at least partially positioned inside the footprint of a pixel of a first display element; and connecting data lines to the plurality of data circuits to read and write data to the plurality of data circuits.
Claim 35
Independent Claim
115 words
A method for reducing the number of address lines in a pixel-based display system, the method comprisng: electrically connecting a plurality of display circuits to a plurality of pixels each having a footprint, each display circuit having an electrical connection to only one pixel, the plurality of display circuits controlling the operation of the plurality of pixels; positioning the plurality of display circuits relative to the plurality of pixels such that at least a portion of the plurality of pixels have at least two display circuits positioned within the footprint of a given pixel; and connecting data lines to the plurality of data circuits to read and write data to the plurality of data circuits.
Claim 36
Independent Claim
115 words
A method for reducing the number of address lines in a pixel-based display system, the method comprisng: electrically connecting a plurality of display circuits to a plurality of pixels each having a footprint, each display circuit having an electrical connection to only one pixel, the plurality of display circuits controlling the operation of the plurality of pixels; positioning the plurality of display circuits relative to the plurality of pixels such that at least a portion of the plurality of pixels have at least two display circuits positioned within the footprint of a given pixel; and connecting data lines to the plurality of data circuits to read and write data to the plurality of data circuits.
Claim 37
Dependent Claim
91 words
A display matrix comprising: a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; wherein at least a portion of the display circuit is positioned within a footprint of at least two different pixels and the display circuit is electrically connected to only one pixel.
Claim 38
Dependent Claim
91 words
A display matrix comprising: a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel including a plurality of memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; wherein at least a portion of the display circuit is positioned within a footprint of at least two different pixels and the display circuit is electrically connected to only one pixel.
References Cited (Backward Citations)
US4775861A
Cited
US4890097A
Cited
US5508711A
Cited
US5471225A
Cited
US5373378A
Cited
US5673061A
Cited
US5798746A
Cited
US5500748A
Cited
US5642129A
Cited
US5499062A
Cited
US5793363A
Cited
US5757348A
Cited
US5682174A
Cited
US5712652A
Cited
US5644340A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-10-31 | 2004-05-01 | 2004-10-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-10-31 | 2008-05-01 | 2008-10-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-10-31 | 2012-05-01 | 2012-10-31 | $7700.00 | Window Closed / Lapsed |