Patent US3100955A successfully refreshed from Google Patents.
US6118293A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High resolution (quiescent) supply current system (IDD monitor)
Assignee: Imec
•
Filing: 1997-05-30
•
Granted: 2000-09-12
•
Expires: 2017-05-30
Abstract
Abstract The present invention relates to a system for the measurement of a supply current of an electronic circuit, comprising: a first part with control means for applying and controlling at least one voltage and one current on said circuit; a second part being fed by an input voltage and delivering a first output voltage and a first output current on a first terminal and a second output current on a second terminal, said first output voltage being essentially equal to said input voltage, said second output current being essentially proportional to said first output current being said supply current; a switch in between said first and said second part, being controlled by trigger means controlled by said first part, for turning said switch off or on whereby switching said second part in measurement mode or in bypass mode.
Inventors
- 👤 Hans Manhaeve
- 👤 Stefaan Kerckenaere
- 👤 Viera Stopjakova
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 07:13
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/30; G01R31/3004
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
169 words
A system for the measurement of the supply current of an electronic circuit, comprising: a bypass switch adapted for connection to an input voltage, said bypass switch having a measurement mode and a bypass mode; and, a measurement unit connected to said bypass switch for delivering a supply voltage and a supply current to the electronic circuit when said bypass switch is in said measurement mode, wherein said supply voltage is essentially equal to the input voltage, said measurement unit further comprising a second output for providing a measurement current that is proportional to said supply current, wherein said measurement unit comprises: an operational amplifier; a voltage level shifter for shifting the output voltage of said operational amplifier to another level; two complementary MOS transistors connected to said voltage level shifter, said two transistors providing said supply voltage; and a first and second current mirror connected to said two transistors, said first and second current mirrors creating a measurement current proportional to the supply current of the electronic circuit.
Claim 2
Independent Claim
169 words
A system for the measurement of the supply current of an electronic circuit, comprising: a bypass switch adapted for connection to an input voltage, said bypass switch having a measurement mode and a bypass mode; and, a measurement unit connected to said bypass switch for delivering a supply voltage and a supply current to the electronic circuit when said bypass switch is in said measurement mode, wherein said supply voltage is essentially equal to the input voltage, said measurement unit further comprising a second output for providing a measurement current that is proportional to said supply current, wherein said measurement unit comprises: an operational amplifier; a voltage level shifter for shifting the output voltage of said operational amplifier to another level; two complementary MOS transistors connected to said voltage level shifter, said two transistors providing said supply voltage; and a first and second current mirror connected to said two transistors, said first and second current mirrors creating a measurement current proportional to the supply current of the electronic circuit.
Claim 3
Dependent Claim
15 words
The system as recited in claim 1 wherein said measurement unit is an integrated circuit.
Claim 4
Dependent Claim
21 words
The system as recited in claim 1 wherein said measurement unit is integrated with the electronic circuit on one integrated circuit.
Claim 5
Dependent Claim
27 words
The system as recited in claim 1 wherein said bypass switch is a compensated switch for minimizing the charge transfer from said switch to the electronic circuit.
Claim 6
Dependent Claim
20 words
The system as recited in claim 1 further comprising a current comparator for comparing said measurement current with a reference.
Claim 7
Dependent Claim
20 words
The system as recited in claim 5, further comprising a latch for retaining the output voltage of said current comparator.
Claim 8
Dependent Claim
25 words
The system as recited in claim 5 wherein said measurement unit and said current comparator are integrated with the electronic circuit on one integrated circuit.
Claim 9
Dependent Claim
27 words
The system as recited in claim 6 wherein said measurement unit, said current comparator, and said latch are integrated with the electronic circuit on one integrated circuit.
Claim 10
Dependent Claim
24 words
The system of claim 1 wherein said bypass switch selectively redirects the input voltage directly to the electronic circuit thereby bypassing said measurement unit.
Claim 11
Dependent Claim
34 words
The system of claim 1 wherein said bypass switch further comprises a trigger input adapted for receiving a trigger signal for selectively placing said bypass switch into said measurement mode and said bypass mode.
Claim 12
Dependent Claim
28 words
The system as recited in claim 1 wherein the measurement current of said current mirrors is greater than or equal to the supply current of the electronic circuit.
Claim 13
Dependent Claim
28 words
The system as recited in claim 1 wherein said current mirrors include a plurality of transistors to generate a mirrored current, said plurality of transistors being selectively activated.
Claim 14
Dependent Claim
29 words
The system of claim 1 wherein each of said complementary MOS transistors are connected to one of said current mirrors to generate said measurement current and said supply current.
References Cited (Backward Citations)
EP0386804A2
Cited
EP0383397A2
Cited
EP0432291A1
Cited
US5332973A
Cited
US5392293A
Cited
US5351012A
Cited
US5352989A
Cited
EP0672911A1
Cited
JPH07244125A
Cited
US5608329A
Cited
US5731700A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-09-12 | 2004-03-13 | 2004-09-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-09-12 | 2008-03-13 | 2008-09-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-09-12 | 2012-03-13 | 2012-09-12 | $7700.00 | Window Closed / Lapsed |