Checkpoint acquisition accelerating apparatus

Claim 2

A checkpoint acquisition accelerating apparatus used for a computer including at least one processor having a cache memory of copy-back type with a bus snoop mechanism, a main memory and a system bus for connecting said processor and said main memory, said apparatus comprising: before-image storing means for storing a plurality of before-images each including a pair of an update address of updated data and its previous data; before-image acquiring means for monitoring said system bus and detecting a bus command indicating the occurrence of data update and a response to said bus command, storing said update address and said previous data in said before-image storing means if said bus command and response include the update address and the previous data, and for issuing another bus command for reading said previous data to said system bus using the address included in said bus command and storing said address and the previous data read out if said bus command and said response comprises said update address but not said previous data; cache flush executing means for issuing bus commands requesting updated data within said cache memory to be written-back to the main memory using each address stored in said before-image storing means in response to a request from said processor; and main memory restoring means for issuing bus commands requesting all the previous data stored in said before-image storing means to be written into said main memory in anti-chronological order in response to a request from said processor.

Claim 3

A checkpoint acquisition accelerating apparatus according to claim 1, which further comprises: a flag memory with two states of "on" and "off" and corresponding to a piece of said main memory whose size is as large as the cache block size, and in which said before-image acquiring means comprises means, when said before-image is acquired, for setting the associated flag memory "on" and storing said before-image in said before-image storing means when said flag memory is provided for the update address and said flag memory is "off", for preventing said before-image from being stored in said before-image storing means when said flag memory is provided for the update address and said flag memory is in on state, and storing said before-image in said before-image storing means when a flag memory is not provided for said update address, and said cache flush executing means comprises means, when issues a bus command requesting the before-image to be retrieved from said before-image storing means and the contents of the updated cache block to be written-back into said main memory, for turning off a flag memory if said flag memory is provided corresponding to said update address.

Claim 4

A checkpoint acquisition accelerating apparatus according to claim 1, which further comprises: a flag memory assigned two states of "on" and "off" for each of at least one of a plurality of pieces into which said main memory is divided and each of which has the same size as the cache block secured in said cache memory; and flag memory control means for monitoring a bus command and a response thereto on said system bus, and upon detection of the transfer of said cache block to an updated state, turning on the flag memory, if any, corresponding to said address, and upon detection of the transfer of said cache block from the updated state to other state, turning off the flag memory, if any, corresponding to the address, and in which said cache flush executing means comprises means for detecting the presence or absence of a flag memory corresponding to each address stored in said before-image storing means, and issuing to said system bus a bus command requesting the updated contents of a cache block to be written-back to said main memory in the absence of said flag memory or in the presence of said flag memory in on state.

Claim 5

A checkpoint acquisition accelerating apparatus according to claim 1, which further comprises: a block counter corresponding to at least one of a plurality of address ranges having no common portion for storing the number of updated cache blocks associated with each of said address ranges; and counter control means for monitoring a bus command and a response thereto on said system bus, and upon detection of the transfer of said cache block to an updated state, incrementing the block counter, if any, corresponding to said address by +1, and upon detection of the transfer of said cache block from the updated state to other state, decrementing the block counter, if any, corresponding to the address by -1, and in which said cache flush executing means comprises means, when the block counter corresponding to each address stored in said before-image storing means is not present or the block counter corresponding to each address stored in said before-image storing means and having a count value which is not an initial value is present, for issuing to said system bus a bus command requesting the updated contents of a cache block to be written-back to said main memory.

Claim 6

A checkpoint acquisition accelerating apparatus according to claim 4, in which said cache memory is of direct mapping type, and said block counter is arranged in one-to-one relation with said cache block.

Claim 7

A checkpoint acquisition accelerating apparatus according to claim 4, in which said cache memory is of n-way set-associative type and said block counter is arranged in one-to-one relation with a group of n cache blocks.

Claim 8

A checkpoint acquisition accelerating apparatus according to claim 1, 2 or 4, in which said before-image acquiring means and said cache flush executing means can be operated concurrently.

Claim 9

A checkpoint acquisition accelerating apparatus according to claim 7, in which the before-images stored in said before-image storing means are processed by said cache flush executing means on first-in first-out basis.

Claim 10

A checkpoint acquisition accelerating apparatus according to claim 7, in which said before-image storing means is configured of a plurality of memories independent of each other.

Claim 11

A checkpoint acquisition accelerating apparatus according to claim 7, in which said before-image storing means comprises first and second memories independent of each other, said before-image acquiring means comprises means for storing said acquired before-image in said first memory when said cache flush executing means is deactivated, and for storing said acquired before-image in said second memory when said cache flush executing means is activated, and said cache flush executing means comprises means for first processing said before-images stored in said first memory.

Claim 12

A checkpoint acquisition accelerating apparatus according to claim 10, in which said cache flush executing means is activated when said before-images are stored in the whole of said first memory by said before-image acquiring means.

Claim 13

A checkpoint acquisition accelerating apparatus according to claim 1, 2, 4, 5, 6 or 3, which further comprises address determining means for determining whether said before-image is to be stored in said before-image storing means according to said update address when said before-image acquiring means detects a bus command or a response to said bus command indicating the occurrence of data update in said cache memory.

Claim 14

A checkpoint acquisition accelerating apparatus according to claim 1, 2, 4, 5, 6 or 3, which further comprises address determining means for determining whether each of said before-images stored in said before-image storing means is to be written-back to said main memory by said main memory restoring means according to said update address.

Claim 15

A checkpoint acquisition accelerating apparatus according to claim 1, 2, 4, 5, 6 or 3, in which said before-image acquiring means does not store said before-image in said before-image storing means if the data to be updated in said cache memory is the one already updated and stored in other cache memory.

Claim 16

A checkpoint acquisition accelerating apparatus according to claim 1, 2, 4, 5, 6 or 3, further comprising response means which, if a plurality of states of management assigned to said cache block comprises "Clean-Exclusive" state in which data stored in said cache block is identical to data stored in said main memory and in which when the processor changes the data stored in said cache block the processor does not issue a bus command informing other processors of a change of the data stored in said cache block, responds as if said data is stored in a cache memory which does not exist actually to a bus command, said at least one processor requesting to read said data of the main memory, thereby preventing said cache block from becoming "Clean-Exclusive" state.

Claim 17

A checkpoint acquisition accelerating apparatus according to claim 1, 2, 4, 5, 6 or 3, in which said before-image acquiring means comprises: means for detecting and suspending the execution of a bus command for updating the contents of said main memory not through the mechanism of said cache memory, issuing to said system bus a bus command for reading the previous data from said main memory using the update address included in said bus command, and storing said address and said read previous data in said before-image storing means; and means for preventing the suspension of execution of said suspended bus command issued again.

Claim 18

A checkpoint acquisition accelerating apparatus according to claim 1, 2, 4, 5, 6 or 3, in which said before-image acquiring means comprises means for issuing a bus command to said system bus for reading the previous data from said main memory for the address range designated by said processor and storing the before-image including a set of said address and said read previous data in said before-image storing means.

Claim 19

A checkpoint acquisition accelerating apparatus according to claim 1, 2, 4, 5, 6 or 3, which further comprises means for informing said processor that the remaining capacity of said before-image storing means has been reduced below a predetermined amount.

Claim 20

A checkpoint acquisition accelerating apparatus according to claim 18, in which said cache flush executing means suppresses within a predetermined value a frequency of issue of the bus command requesting the contents of the updated cache block to be written-back to said main memory if said before-image acquiring means is in operation, and increasing the frequency of issue of said bus command if said before-image acquiring means is deactivated.

Claim 21

A computer system for processing data while acquiring at regular time intervals a checkpoint for restarting a suspended process, said computer system comprising at least one processor with a cache memory of copy-back type having a bus snoop mechanism, a main memory, and a system bus for connecting said processor and said main memory, characterized by comprising: a checkpoint acquisition accelerating apparatus used for a computer including at least a processor having a cache memory of copy-back type with a bus snoop mechanism, a main memory and a system bus for connecting said processor and said main memory, said apparatus comprising: before-image storing means for storing a plurality of before-images each including a set of an update address of updated data and a previous data; before-image acquiring means for monitoring said system bus and detecting a bus command indicating the occurrence of data update and a response to said bus command on said cache memory, storing said update address and said previous data in said before-image storing means if said bus command and response include the update address and the previous data, and for issuing a bus command for reading said previous data to said system bus using the address included in said bus command and storing said address and the previous data read out if said bus command and said response comprises said update address but not said previous data; cache flush executing means for issuing to said system bus a bus command requesting the updated data indicated by each address stored in said before-image storing means to be written-back to the main memory in response to an instruction from said processor; and main memory restoring means for issuing to said system bus a bus command requesting all the previous data stored in said before-image storing means to be updated and written into said main memory on last-in first-out basis in response to an instruction from said processor; data processing means for executing the normal data processing while activating said before-image acquiring means; checkpoint acquisition means for storing the context of the data process executed concurrently by said at least one processor into said main memory, and writing back into said main memory the contents of all the updated blocks of said cache memory executed by said cache flush executing means of said checkpoint acquisition accelerating apparatus; and rollback and recovery means for invalidating all the cache blocks upon occurrence of a fault, causing said main memory restoring means to restore said main memory to the state of the most recent checkpoint, and resuming the data process using the information stored in said main memory restored.

Claim 22

A computer system for processing data while acquiring at regular time intervals a checkpoint for restarting a suspended process, said computer system comprising at least one processor with a cache memory of copy-back type having a bus snoop mechanism, a main memory, and a system bus for connecting said processor and said main memory, characterized by comprising: a checkpoint acquisition accelerating apparatus used for a computer including at least a processor having a cache memory of copy-back type with a bus snoop mechanism, a main memory and a system bus for connecting said processor and said main memory, said apparatus comprising: before-image storing means for storing a plurality of before-images each including a set of an update address of updated data and a previous data; before-image acquiring means for monitoring said system bus and detecting a bus command indicating the occurrence of data update and a response to said bus command on said cache memory, storing said update address and said previous data in said before-image storing means if said bus command and response include the update address and the previous data, and for issuing a bus command for reading said previous data to said system bus using the address included in said bus command and storing said address and the previous data read out if said bus command and said response comprises said update address but not said previous data; cache flush executing means for issuing to said system bus a bus command requesting the updated data indicated by each address stored in said before-image storing means to be written-back to the main memory in response to an instruction from said processor; and main memory restoring means for issuing to said system bus a bus command requesting all the previous data stored in said before-image storing means to be updated and written into said main memory on last-in first-out basis in response to an instruction from said processor; data processing means for executing the normal data processing while activating said before-image acquiring means; checkpoint acquisition means for storing the context of the data process executed concurrently by said at least one processor into said main memory, and writing back into said main memory the contents of all the updated blocks of said cache memory executed by said cache flush executing means of said checkpoint acquisition accelerating apparatus; and rollback and recovery means for invalidating all the cache blocks upon occurrence of a fault, causing said main memory restoring means to restore said main memory to the state of the most recent checkpoint, and resuming the data process using the information stored in said main memory restored.

Claim 23

A computer system according to claim 20, which further comprises: a flag memory assigned two states of "on" and "off" and corresponding to at least one of a plurality of pieces into which said main memory is divided, each of said pieces having a size corresponding to at least one of cache blocks secured in said cache memory, and in which said before-image acquiring means comprises means, when said before-image is acquired, for setting a flag memory in off state and storing said before-image in said before-image storing means when said flag memory is provided for the update address and said flag memory is in off state, for preventing said before-image from being stored in said before-image storing means when said flag memory is provided for the update address and said flag memory is in on state, and storing said before-image in said before-image storing means when a flag memory is not provided for said update address, and said cache flush executing means comprises means, when issues a bus command requesting the before-image to be retrieved from said before-image storing means and the contents of the updated cache block to be written-back into said main memory, for turning off a flag memory if said flag memory is provided corresponding to said update address.

Claim 24

A computer system accelerating apparatus according to claim 20, which further comprises: a flag memory assigned two states of "on" and "off" for each of at least one of a plurality of pieces into which said main memory is divided and each of which has the same size as the cache block secured in said cache memory; and flag memory control means for monitoring a bus command and a response thereto on said system bus, and upon detection of the transfer of said cache block to an updated state, turning on the flag memory, if any, corresponding to said address, and upon detection of the transfer of said cache block from the updated state to other state, turning off the flag memory, if any, corresponding to the address, and in which said cache flush executing means comprises means for detecting the presence or absence of a flag memory corresponding to each address stored in said before-image storing means, and issuing to said system bus a bus command requesting the updated contents of a cache block to be written-back to said main memory in the absence of said flag memory or in the presence of said flag memory in on state.

Claim 25

A computer system accelerating apparatus according to claim 20, which further comprises: a block counter corresponding to at least one of a plurality of address ranges having no common portion for storing the number of updated cache blocks associated with each of said address ranges; and counter control means for monitoring a bus command and a response thereto on said system bus, and upon detection of the transfer of said cache block to an updated state, incrementing the block counter, if any, corresponding to said address by +1, and upon detection of the transfer of said cache block from the updated state to other state, decrementing the block counter, if any, corresponding to the address by -1, and in which said cache flush executing means comprises means, when the block counter corresponding to each address stored in said before-image storing means is not present or the block counter corresponding to each address stored in said before-image storing means and having a count value which is not an initial value is present, for issuing to said system bus a bus command requesting the updated contents of a cache block to be written-back to said main memory.

Claim 26

A computer system accelerating apparatus according to claim 23, in which said cache memory is of direct mapping type, and said block counter is arranged in one-to-one relation with said cache block.

Claim 27

A computer system accelerating apparatus according to claim 23, in which said cache memory is of n-way set-associative type and said block counter is arranged in one-to-one relation with a group of n cache blocks.

Claim 28

A computer system according to claim 20, in which said cache flush executing means is activated by the data process means before the operation of the checkpoint acquiring means.

Claim 29

A computer system according to claim 26, in which said checkpoint acquisition means uses both the cache flush operation of said cache flush executing means of said checkpoint acquisition accelerating apparatus and the cache flush operation based on the execution of a cache operating instruction.

Claim 30

A computer system according to claim 26, in which said checkpoint acquisition means deactivates said cache flush executing means of said checkpoint acquisition accelerating apparatus and executes the cache flush operation based on the execution of a cache operating instruction.

Claim 31

A computer system according to claim 28, in which said cache flush executing means of said checkpoint acquisition accelerating apparatus uses a before-image acquired midway first.

Claim 32

A computer system accelerating apparatus according to claim 20, 21 or 23, in which said before-image acquiring means and said cache flush executing means can be operated concurrently.

Claim 33

A computer system accelerating apparatus according to claim 30, in which the before-images stored in said before-image storing means are processed by said cache flush executing means on first-in first-out basis.

Claim 34

A computer system accelerating apparatus according to claim 30, in which said before-image storing means is configured of a plurality of memories independent of each other.

Claim 35

A computer system accelerating apparatus according to claim 30, in which said before-image storing means comprises first and second memories independent of each other, said before-image acquiring means comprises means for storing said acquired before-image in said first memory when said cache flush executing means is deactivated, and for storing said acquired before-image in said second memory when said cache flush executing means is activated, and said cache flush executing means comprises means for first processing said before-images stored in said first memory.

Claim 36

A computer system accelerating apparatus according to claim 33, in which said cache flush executing means is activated when said before-images are stored in the whole of said first memory by said before-image acquiring means.

Claim 37

A computer system accelerating apparatus according to claim 20, 21, 23, 24, 25 or 22, which further comprises address determining means for determining whether said before-image is to be stored in said before-image storing means according to said update address when said before-image acquiring means detects a bus command or a response to said bus command indicating the occurrence of data update in said cache memory.

Claim 38

A computer system accelerating apparatus according to claim 20, 21, 23, 24, 25 or 22, which further comprises address determining means for determining whether each of said before-images stored in said before-image storing means is to be written-back to said main memory by said main memory restoring means according to said update address.

Claim 39

A computer system accelerating apparatus according to claim 20, 21, 23, 24, 25 or 22, in which said before-image acquiring means does not store said before-image in said before-image storing means if the data to be updated in said cache memory is the one already updated and stored in other cache memory.

Claim 40

A computer system accelerating apparatus according to claim 20, 21, 23, 24, 25 or 22, further comprising response means which, if a plurality of states of management assigned to said cache block comprises "Clean-Exclusive" state in which the data stored in said cache block is not stored in the cache memories of the other processors and the same data as said data is stored in said main memory, responds that said data is stored in the main memory to a bus command issued by any one of said cache memories requesting to read said data of the main memory, thereby preventing said cache block from becoming "Clean-Exclusive" state.

Claim 41

A computer system accelerating apparatus according to claim 20, 21, 23, 24, 25 or 22, in which said before-image acquiring means comprises: means for detecting and suspending the execution of a bus command for updating the contents of said main memory not through the mechanism of said cache memory, issuing to said system bus a bus command for reading the previous data from said main memory using the update address included in said bus command, and storing said address and said read previous data in said before-image storing means; and means for preventing the suspension of execution of said suspended bus command issued again.

Claim 42

A computer system accelerating apparatus according to claim 20, 21, 23, 24, 25 or 22, in which said before-image acquiring means comprises means for issuing a bus command to said system bus for reading the previous data from said main memory for the address range designated by said processor and storing the before-image including a set of said address and said read previous data in said before-image storing means.

Claim 43

A computer system accelerating apparatus according to claim 20, 21, 23, 24, 25 or 22, which further comprises means for informing said processor that the remaining capacity of said before-image storing means has been reduced below a predetermined amount.

Claim 44

A computer system accelerating apparatus according to claim 41, in which said cache flush executing means suppresses within a predetermined value a frequency of issue of the bus command requesting the contents of the updated cache block to be written-back to said main memory if said before-image acquiring means is in operation, and increasing the frequency of issue of said bus command if said before-image acquiring means is deactivated.