Patent US6057192A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6057192A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for making crosspoint memory devices with cells having a source channel which is autoaligned to the bit line and to the field oxide

Assignee: STMicroelectronics SRL
•
Filing: 1998-08-07
•
Granted: 2000-05-02
•
Expires: 2018-08-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process of manufacturing cross-point matrix memory devices which have floating gate memory cells having the source channel self-aligned to the bit line and the field oxide is disclosed. The process includes the steps of growing a thin layer of tunnel oxide on the matrix region; depositing a stack structure comprising a first conductive layer, an intermediate dielectric layer, and a second conductive layer; photolithographing with a Poly1 mask to define a plurality of parallel floating gate regions in the stack structure; self-aligned etching of the stack structure, above the active areas, to define continuous bit lines; and implanting, to confer predetermined conductivity on the active areas. Advantageously, the self-aligned cascade etching step for removing parallel strips from multiple layers, down to the active areas of the substrate, is discontinued before the field oxide is removed, and the implantation step is carried out in the presence of field oxide over the source active areas.

Inventors

  • 👤 Elio Colabella

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 02:39
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/30

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 181 words
A process of manufacturing cross-point matrix memory devices which have floating gate memory cells formed on a semiconductor substrate by a plurality of continuous bit lines laid across the substrate into discrete parallel strips, separated by active areas having a source channel self-aligned to one of the bit lines and/or an isolation field oxide, the process comprising the steps of: growing a thin layer of tunnel oxide a the matrix region; depositing a stack structure that includes a first conductive layer, an intermediate dielectric layer, and a second conductive layer; photolithographing with a Poly 1mask to define a plurality of parallel floating gate regions in said stack structure; self-aligned cascade etching of said stack structure, above the active areas, to define said continuous bit lines; implanting, to confer predetermined conductivity on the active areas; wherein said implantation step is carried out in the presence of field oxide over the source active areas and the self-aligned cascade etching step removes parallel strips from multiple layers, down to the active areas of the substrate, and is discontinued before the field oxide is removed.
Claim 2
Dependent Claim 181 words
A process of manufacturing cross-point matrix memory devices which have floating gate memory cells formed on a semiconductor substrate by a plurality of continuous bit lines laid across the substrate into discrete parallel strips, separated by active areas having a source channel self-aligned to one of the bit lines and/or an isolation field oxide, the process comprising the steps of: growing a thin layer of tunnel oxide a the matrix region; depositing a stack structure that includes a first conductive layer, an intermediate dielectric layer, and a second conductive layer; photolithographing with a Poly 1mask to define a plurality of parallel floating gate regions in said stack structure; self-aligned cascade etching of said stack structure, above the active areas, to define said continuous bit lines; implanting, to confer predetermined conductivity on the active areas; wherein said implantation step is carried out in the presence of field oxide over the source active areas and the self-aligned cascade etching step removes parallel strips from multiple layers, down to the active areas of the substrate, and is discontinued before the field oxide is removed.
Claim 3
Dependent Claim 16 words
The process according to claim 1 wherein said mask of is removed after said etching step.
Claim 4
Dependent Claim 16 words
The process according to claim 1 wherein the field oxide is removed after said implantation step.
Claim 5
Dependent Claim 18 words
The process according to claim 1 wherein the etching of the field oxide is performed without a mask.
Claim 6
Independent Claim 102 words
A method of making a cross-point memory cell matrix having floating gate memory cells including active areas, the method comprising: forming a field oxide on a substrate; forming a first polysilicon layer on the field oxide; forming a dielectric layer on the first polysilicon layer; forming a second polysilicon layer on the dielectric layer; defining a plurality of parallel regions of the first polysilicon, dielectric, and second polysilicon layers; self-aligned etching of the first polysilicon, dielectric, and second polysilicon layers exclusive of the parallel regions; and implanting a dopant through the field oxide into the substrate within one of the active areas.
Claim 7
Independent Claim 102 words
A method of making a cross-point memory cell matrix having floating gate memory cells including active areas, the method comprising: forming a field oxide on a substrate; forming a first polysilicon layer on the field oxide; forming a dielectric layer on the first polysilicon layer; forming a second polysilicon layer on the dielectric layer; defining a plurality of parallel regions of the first polysilicon, dielectric, and second polysilicon layers; self-aligned etching of the first polysilicon, dielectric, and second polysilicon layers exclusive of the parallel regions; and implanting a dopant through the field oxide into the substrate within one of the active areas.
Claim 8
Dependent Claim 13 words
The method of claim 5, further including forming a tunnel-oxide over the substrate.
Claim 9
Dependent Claim 21 words
The method of claim 5 wherein defining a plurality of parallel regions comprises forming a mask covering the first polysilicon layer.
Claim 10
Dependent Claim 17 words
The method of claim 5, further including removing the field oxide following the implantation of a dopant.
Claim 11
Dependent Claim 16 words
The method of claim 8, further including forming a mask prior to removing the field oxide.

References Cited (Backward Citations)

US4957877A Cited
US5087584A Cited
US5409854A Cited
US5726470A Cited
US5960283A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-05-02 2003-11-01 2004-05-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-05-02 2007-11-01 2008-05-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-05-02 2011-11-01 2012-05-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag