Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
181 words
A process of manufacturing cross-point matrix memory devices which have floating gate memory cells formed on a semiconductor substrate by a plurality of continuous bit lines laid across the substrate into discrete parallel strips, separated by active areas having a source channel self-aligned to one of the bit lines and/or an isolation field oxide, the process comprising the steps of: growing a thin layer of tunnel oxide a the matrix region; depositing a stack structure that includes a first conductive layer, an intermediate dielectric layer, and a second conductive layer; photolithographing with a Poly 1mask to define a plurality of parallel floating gate regions in said stack structure; self-aligned cascade etching of said stack structure, above the active areas, to define said continuous bit lines; implanting, to confer predetermined conductivity on the active areas; wherein said implantation step is carried out in the presence of field oxide over the source active areas and the self-aligned cascade etching step removes parallel strips from multiple layers, down to the active areas of the substrate, and is discontinued before the field oxide is removed.
Claim 2
Dependent Claim
181 words
A process of manufacturing cross-point matrix memory devices which have floating gate memory cells formed on a semiconductor substrate by a plurality of continuous bit lines laid across the substrate into discrete parallel strips, separated by active areas having a source channel self-aligned to one of the bit lines and/or an isolation field oxide, the process comprising the steps of: growing a thin layer of tunnel oxide a the matrix region; depositing a stack structure that includes a first conductive layer, an intermediate dielectric layer, and a second conductive layer; photolithographing with a Poly 1mask to define a plurality of parallel floating gate regions in said stack structure; self-aligned cascade etching of said stack structure, above the active areas, to define said continuous bit lines; implanting, to confer predetermined conductivity on the active areas; wherein said implantation step is carried out in the presence of field oxide over the source active areas and the self-aligned cascade etching step removes parallel strips from multiple layers, down to the active areas of the substrate, and is discontinued before the field oxide is removed.
Claim 3
Dependent Claim
16 words
The process according to claim 1 wherein said mask of is removed after said etching step.
Claim 4
Dependent Claim
16 words
The process according to claim 1 wherein the field oxide is removed after said implantation step.
Claim 5
Dependent Claim
18 words
The process according to claim 1 wherein the etching of the field oxide is performed without a mask.
Claim 6
Independent Claim
102 words
A method of making a cross-point memory cell matrix having floating gate memory cells including active areas, the method comprising: forming a field oxide on a substrate; forming a first polysilicon layer on the field oxide; forming a dielectric layer on the first polysilicon layer; forming a second polysilicon layer on the dielectric layer; defining a plurality of parallel regions of the first polysilicon, dielectric, and second polysilicon layers; self-aligned etching of the first polysilicon, dielectric, and second polysilicon layers exclusive of the parallel regions; and implanting a dopant through the field oxide into the substrate within one of the active areas.
Claim 7
Independent Claim
102 words
A method of making a cross-point memory cell matrix having floating gate memory cells including active areas, the method comprising: forming a field oxide on a substrate; forming a first polysilicon layer on the field oxide; forming a dielectric layer on the first polysilicon layer; forming a second polysilicon layer on the dielectric layer; defining a plurality of parallel regions of the first polysilicon, dielectric, and second polysilicon layers; self-aligned etching of the first polysilicon, dielectric, and second polysilicon layers exclusive of the parallel regions; and implanting a dopant through the field oxide into the substrate within one of the active areas.
Claim 8
Dependent Claim
13 words
The method of claim 5, further including forming a tunnel-oxide over the substrate.
Claim 9
Dependent Claim
21 words
The method of claim 5 wherein defining a plurality of parallel regions comprises forming a mask covering the first polysilicon layer.
Claim 10
Dependent Claim
17 words
The method of claim 5, further including removing the field oxide following the implantation of a dopant.
Claim 11
Dependent Claim
16 words
The method of claim 8, further including forming a mask prior to removing the field oxide.