← Back to Patent Explorer
US6052745A Expired / Lapsed US ⏱️ 0.0 years remaining

System for asserting burst termination signal and burst complete signal one cycle prior to and during last cycle in fixed length burst transfers

Assignee: International Business Machines Corp
•
Filing: 1998-06-12
•
Granted: 2000-04-18
•
Expires: 2018-06-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention provides a method and system for fixed length bursts of data on a bus within a data processing system. The method and system in accordance with the present invention provides a burst transfer protocol which includes the providing of length information of a fixed length burst of data on a signal from at least one master device to at least one slave device when the at least one master device requests the fixed length burst of data. It also includes the asserting of a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst, and the asserting of a burst complete signal during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the signal. This burst transfer protocol enables burst transfers of a maximum length to be performed across a local bus between a master and a slave without dead cycle penalties after the transfer. This improves the efficiency and performance of data throughput across the local bus without the need to increase the frequency. The present invention requires no new signals and is optional so a master and slave who use the protocol of the present invention is compatible with masters and slaves who do not.

Inventors

  • 👤 Michael Raymond Miller
  • 👤 II John Patrick McCardle
  • 👤 Michael Patrick Muhlada
  • 👤 Mark Michael Schaffer
  • 👤 Christopher Randall Starr

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 06:20
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/28

Claims Analysis

Total Claims: 22
Claim 1
Independent Claim 172 words
A method for providing fixed length burst of data on a bus within a data processing system; the data processing system including a plurality of master devices coupled to the bus; and a plurality of slave devices coupled to the bus; the method comprising the steps of: (a) providing a maximum length information of a fixed length burst of data on a signal from at least one master device to at least one slave device when the at least one master device requests the fixed length burst of data; (b) asserting a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst based on the value of the signal; and (c) asserting a burst complete signal by the at least one slave device during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the signal.
Claim 2
Independent Claim 172 words
A method for providing fixed length burst of data on a bus within a data processing system; the data processing system including a plurality of master devices coupled to the bus; and a plurality of slave devices coupled to the bus; the method comprising the steps of: (a) providing a maximum length information of a fixed length burst of data on a signal from at least one master device to at least one slave device when the at least one master device requests the fixed length burst of data; (b) asserting a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst based on the value of the signal; and (c) asserting a burst complete signal by the at least one slave device during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the signal.
Claim 3
Dependent Claim 23 words
The method in claim 1, wherein the maximum length is the maximum number of data transfers for the fixed length burst of data.
Claim 4
Dependent Claim 14 words
The method in claim 1, wherein the bus is a PowerPC 4XX Local Bus.
Claim 5
Dependent Claim 12 words
The method in claim 1, wherein the signal is a ByteEnable signal.
Claim 6
Dependent Claim 23 words
The method in claim 4, wherein the ByteEnable signal indicates a maximum number of transfers requested by the at least one master device.
Claim 7
Dependent Claim 19 words
The method in claim 1, wherein no penalty cycles are incurred after a burst transfer of the maximum length.
Claim 8
Dependent Claim 22 words
The method in claim 1, wherein the method is optional such that the data processing system may perform an open-ended burst transfer.
Claim 9
Dependent Claim 34 words
The method in claim 2, wherein the at least one master or the plurality of slave devices may terminate the fixed length burst of data prior to performing the maximum number of data transfers.
Claim 10
Independent Claim 172 words
A system for providing fixed length bursts of data on a bus within a data processing system; the data processing system including a plurality of master devices coupled to the bus; and a plurality of slave devices coupled to the bus; the system comprising: means for providing a maximum length information of a fixed length burst of data on a signal from at least one master device to at least one slave device when the at least one master device requests the fixed length burst of data; means for asserting a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst based on the value of the signal; and means for asserting a burst complete signal by the at least one slave device during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the signal.
Claim 11
Independent Claim 172 words
A system for providing fixed length bursts of data on a bus within a data processing system; the data processing system including a plurality of master devices coupled to the bus; and a plurality of slave devices coupled to the bus; the system comprising: means for providing a maximum length information of a fixed length burst of data on a signal from at least one master device to at least one slave device when the at least one master device requests the fixed length burst of data; means for asserting a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst based on the value of the signal; and means for asserting a burst complete signal by the at least one slave device during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the signal.
Claim 12
Dependent Claim 23 words
The system in claim 9, wherein the maximum length is the maximum number of data transfers for the fixed length burst of data.
Claim 13
Dependent Claim 14 words
The system in claim 9, wherein the bus is a PowerPC 4XX Local Bus.
Claim 14
Dependent Claim 12 words
The system in claim 9, wherein the signal is a ByteEnable signal.
Claim 15
Dependent Claim 23 words
The system in claim 12, wherein the ByteEnable signal indicates a maximum number of transfers requested by the at least one master device.
Claim 16
Dependent Claim 18 words
The system in claim 9, wherein no penalty cycles are incurred after a burst transfer of maximum length.
Claim 17
Dependent Claim 22 words
The system in claim 9, wherein the method is optional such that the data processing system may perform an open-ended burst transfer.
Claim 18
Dependent Claim 35 words
The system in claim 10, wherein the at least one master device or the plurality of slave devices may terminate the fixed length burst of data prior to performing the maximum number of data transfers.
Claim 19
Dependent Claim 177 words
A computer readable medium with computer instructions for providing fixed length bursts of data on a data processing system; the data processing system including a plurality of master devices coupled to the bus; and a plurality of slave devices coupled to the bus; the instructions comprising: (a) instructions for providing a maximum length information of a fixed length burst of data on a signal from at least one master device to at least one slave device when the at least one master device requests the burst of fixed length data; (b) instructions for asserting a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst based on the value of the signal; and (c) instructions for asserting a burst complete signal by the at least one slave device during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the signal.
Claim 20
Dependent Claim 177 words
A computer readable medium with computer instructions for providing fixed length bursts of data on a data processing system; the data processing system including a plurality of master devices coupled to the bus; and a plurality of slave devices coupled to the bus; the instructions comprising: (a) instructions for providing a maximum length information of a fixed length burst of data on a signal from at least one master device to at least one slave device when the at least one master device requests the burst of fixed length data; (b) instructions for asserting a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst based on the value of the signal; and (c) instructions for asserting a burst complete signal by the at least one slave device during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the signal.
Claim 21
Independent Claim 184 words
A method for providing fixed length bursts of data on a PowerPC 4XX Local Bus within a data processing system; the data processing system including a plurality of master devices coupled to the PowerPC 4XX Local Bus; and a plurality of slave devices coupled to the PowerPC 4XX Local Bus; the method comprising the steps of: (a) providing a maximum length information of a fixed length burst of data on a ByteEnable signal from at least one master device to at least one slave device when the at least one master device requests the burst of fixed length data; (b) asserting a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst based on the value of the ByteEnable signal; and (c) asserting a burst complete signal by the at least one slave device during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the ByteEnable signal.
Claim 22
Independent Claim 184 words
A method for providing fixed length bursts of data on a PowerPC 4XX Local Bus within a data processing system; the data processing system including a plurality of master devices coupled to the PowerPC 4XX Local Bus; and a plurality of slave devices coupled to the PowerPC 4XX Local Bus; the method comprising the steps of: (a) providing a maximum length information of a fixed length burst of data on a ByteEnable signal from at least one master device to at least one slave device when the at least one master device requests the burst of fixed length data; (b) asserting a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst based on the value of the ByteEnable signal; and (c) asserting a burst complete signal by the at least one slave device during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the ByteEnable signal.

References Cited (Backward Citations)

US4445176A Cited
US5029124A Cited
US5469398A Cited
US5584033A Cited
US5640517A Cited
US5596731A Cited
US5768622A Cited
US5649125A Cited
US5689659A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-04-18 2003-10-18 2004-04-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-04-18 2007-10-18 2008-04-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-04-18 2011-10-18 2012-04-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag