US5768622A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for preemptive bus master termination by determining termination data for each target device and periodically terminating burst transfer to device according to termination data
Assignee: Dell USA LP
•
Filing: 1995-08-18
•
Granted: 1998-06-16
•
Expires: 2015-08-18
Abstract
Abstract A PCI bus master which determines the termination characteristics of one or more PCI targets coupled to the bus and uses this information to eliminate the wait states that are incurred during a bus cycle when a target device attempts to perform a data phase termination. According to the present invention, at initialization the bus master performs burst cycles on arbitrary address boundaries and stores the target's termination boundaries and cycle conditions. The bus master uses this information during burst transfers to initiate the data phase termination prior to the target, thus preempting the target from performing this termination. This operates to maintain the target's maximum burst capabilities while also eliminating the rearbitration wait states incurred when the bus master receives a termination from the target device. This also allows the bus master to chain together fast back-to-back PCI cycles while retaining bus ownership.
Inventors
- 👤 Jay R. Lory
- 👤 Victor K. Pecone
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 02:04
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4221; G06F13/423
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
269 words
A bus master adapted for coupling to a bus that performs burst transfers to a target device on the bus, wherein the target device attempts to terminate cycles on the bus during burst transfers, and wherein the bus master predicts termination characteristics of the target device and preempts target termination cycles for improved performance, the bus master comprising: a bus interface adapted for coupling to the bus; memory for storing termination data for at least one target device coupled to the bus, wherein said termination data for the at least one target device includes a number indicative of how many cycles may be performed before the at least one target device attempts to terminate a burst transfer; a direct memory access engine for performing burst transfers to the at least one target device on the bus, wherein the direct memory access engine is coupled to the memory and accesses said termination data from said memory for burst transfers to the at least one target device; wherein during a burst transfer to the at least one target device the direct memory access engine periodically terminates the burst transfer after said number of cycles, wherein the periodic termination of the burst transfer by said direct memory access engine prevents said at least one target device from terminating the burst transfer, and wherein said direct memory access engine performs a plurality of transfers at initialization to each said at least one target device, wherein said plurality of transfers have different lengths, and wherein said plurality of transfers performed at initialization determine said termination data of each said at least one target device.
Claim 2
Dependent Claim
269 words
A bus master adapted for coupling to a bus that performs burst transfers to a target device on the bus, wherein the target device attempts to terminate cycles on the bus during burst transfers, and wherein the bus master predicts termination characteristics of the target device and preempts target termination cycles for improved performance, the bus master comprising: a bus interface adapted for coupling to the bus; memory for storing termination data for at least one target device coupled to the bus, wherein said termination data for the at least one target device includes a number indicative of how many cycles may be performed before the at least one target device attempts to terminate a burst transfer; a direct memory access engine for performing burst transfers to the at least one target device on the bus, wherein the direct memory access engine is coupled to the memory and accesses said termination data from said memory for burst transfers to the at least one target device; wherein during a burst transfer to the at least one target device the direct memory access engine periodically terminates the burst transfer after said number of cycles, wherein the periodic termination of the burst transfer by said direct memory access engine prevents said at least one target device from terminating the burst transfer, and wherein said direct memory access engine performs a plurality of transfers at initialization to each said at least one target device, wherein said plurality of transfers have different lengths, and wherein said plurality of transfers performed at initialization determine said termination data of each said at least one target device.
Claim 3
Dependent Claim
59 words
The bus master of claim 1, wherein said bus master further includes: a counter coupled to said memory for storing said number of cycles; wherein said counter begins counting during said burst transfer to the at least one target device; and wherein the direct memory access engine terminates the burst transfer when said counter counts said number of cycles.
Claim 4
Dependent Claim
38 words
The bus master of claim 2, wherein said bus master further includes: means for periodically reloading said counter during burst transfers, wherein said means for periodically reloading reloads said counter after said counter counts said number of cycles.
Claim 5
Dependent Claim
40 words
The bus master of claim 1, wherein said memory storing termination data stores termination data for a plurality of target devices coupled to the bus; wherein said memory comprises a look-up table for each of said plurality of target devices.
Claim 6
Dependent Claim
25 words
The bus master of claim 1, wherein said bus master interface is a peripheral component interconnect (PCI) interface adapted for coupling to a PCI bus.
Claim 7
Dependent Claim
172 words
A computer system including a bus master that periodically terminates cycles during burst transfers to improve data transfer performance, comprising: a bus that transmits data; a target device coupled to the bus, wherein the target device attempts to terminate cycles on the bus during burst transfers; a bus master coupled to the bus that performs burst transfers to the target device on the bus, wherein the bus master determines termination characteristics of the target device, said termination characteristics of the target device including a number indicative of how many cycles may be performed before the target device attempts to terminate a burst transfer, and wherein the bus master periodically terminates cycles on the bus during a burst transfer based on said determined termination characteristics, wherein said terminated cycles preempt target termination cycles; wherein said bus master performs a plurality of transfers at initialization to the target device, wherein said plurality of transfers have different lengths, and wherein said plurality of transfers performed at initialization determine said termination data of the target device.
Claim 8
Dependent Claim
172 words
A computer system including a bus master that periodically terminates cycles during burst transfers to improve data transfer performance, comprising: a bus that transmits data; a target device coupled to the bus, wherein the target device attempts to terminate cycles on the bus during burst transfers; a bus master coupled to the bus that performs burst transfers to the target device on the bus, wherein the bus master determines termination characteristics of the target device, said termination characteristics of the target device including a number indicative of how many cycles may be performed before the target device attempts to terminate a burst transfer, and wherein the bus master periodically terminates cycles on the bus during a burst transfer based on said determined termination characteristics, wherein said terminated cycles preempt target termination cycles; wherein said bus master performs a plurality of transfers at initialization to the target device, wherein said plurality of transfers have different lengths, and wherein said plurality of transfers performed at initialization determine said termination data of the target device.
Claim 9
Dependent Claim
51 words
The computer system of claim 6, wherein said termination characteristics include a number of cycles that are performed before said target device attempts to terminate a burst transfer, wherein, during a burst transfer to said target device, said bus master periodically terminates cycles on the bus after said number of cycles.
Claim 10
Dependent Claim
53 words
The computer system of claim 6, wherein said termination characteristics include an address boundary on which said target device attempts to terminate a burst transfer, wherein, during a burst transfer to said target device, said bus master periodically terminates cycles on the bus after a number of cycles corresponding to said address boundary.
Claim 11
Dependent Claim
118 words
The computer system of claim 6, wherein said bus master comprises: a bus interface adapted for coupling to the bus; memory for storing termination data for the target device, wherein said termination data for the target device includes a number of cycles that are performed before the target device terminates the cycle; a direct memory access engine for performing burst transfers to the target device on the bus, wherein the direct memory access engine is coupled to the memory and accesses said termination data from said memory during burst transfers to the target device; wherein during a burst transfer to the target device the direct memory access engine periodically terminates the burst transfer after said number of cycles.
Claim 12
Dependent Claim
56 words
The computer system of claim 9, wherein said bus master further includes: a counter coupled to said memory for storing said number of cycles; wherein said counter begins counting during said burst transfer to the target device; and wherein the direct memory access engine terminates the burst transfer when said counter counts said number of cycles.
Claim 13
Dependent Claim
40 words
The computer system of claim 9, wherein said memory storing termination data stores termination data for a plurality of target devices coupled to the bus; wherein said memory comprises a look-up table for each of said plurality of target devices.
Claim 14
Dependent Claim
16 words
The computer system of claim 6, wherein said bus is a peripheral component interconnect (PCI) bus.
Claim 15
Independent Claim
318 words
A method of performing transfers on a bus in a computer system, the computer system comprising the bus, a bus master coupled to the bus that performs burst transfers to a target device on the bus, and a target device coupled to the bus that receives data from the burst transfers performed by the bus master, and wherein the bus master predicts termination characteristics of the target and preempts target termination cycles for improved performance, the method comprising: the bus master performing one or more burst transfers to the target device at one or more address boundaries; responsive to said step of performing one or more burst transfers to the target device, the bus master determining target termination information of the target device, wherein the target termination information includes a number indicative of how many cycles may be performed before the at least one target device attempts to terminate a burst transfer; the bus master storing said target termination information after said step of determining; and the bus master performing a burst transfer to the target device, wherein said step of performing said burst transfer comprises: the bus master configuring itself to terminate at said number of cycles; the bus master performing at least a portion of the burst transfer after said step of configuring; the bus master terminating the burst transfer after said number of cycles, wherein said step of terminating is performed after said step of performing at least a portion of said burst transfer; and the bus master repeating said steps of configuring, performing at least a portion of the burst transfer, and terminating the burst transfer, for a duration of said burst transfer; wherein said steps of the bus master performing one or more burst transfers to the target device, the bus master determining target termination information, and the bus master storing said target termination information are performed during initialization of said bus master.
Claim 16
Independent Claim
318 words
A method of performing transfers on a bus in a computer system, the computer system comprising the bus, a bus master coupled to the bus that performs burst transfers to a target device on the bus, and a target device coupled to the bus that receives data from the burst transfers performed by the bus master, and wherein the bus master predicts termination characteristics of the target and preempts target termination cycles for improved performance, the method comprising: the bus master performing one or more burst transfers to the target device at one or more address boundaries; responsive to said step of performing one or more burst transfers to the target device, the bus master determining target termination information of the target device, wherein the target termination information includes a number indicative of how many cycles may be performed before the at least one target device attempts to terminate a burst transfer; the bus master storing said target termination information after said step of determining; and the bus master performing a burst transfer to the target device, wherein said step of performing said burst transfer comprises: the bus master configuring itself to terminate at said number of cycles; the bus master performing at least a portion of the burst transfer after said step of configuring; the bus master terminating the burst transfer after said number of cycles, wherein said step of terminating is performed after said step of performing at least a portion of said burst transfer; and the bus master repeating said steps of configuring, performing at least a portion of the burst transfer, and terminating the burst transfer, for a duration of said burst transfer; wherein said steps of the bus master performing one or more burst transfers to the target device, the bus master determining target termination information, and the bus master storing said target termination information are performed during initialization of said bus master.
Claim 17
Dependent Claim
49 words
The method of claim 13, wherein said target termination information comprises an address boundary on which said target device terminates a burst transfer; wherein said step of configuring comprises the bus master configuring itself to terminate at said address boundary on which said target device terminates said burst transfer.
Claim 18
Dependent Claim
58 words
The method of claim 13, wherein said bus master further includes a counter, the method further comprising: said counter beginning counting during said step of the bus master performing at least a portion of said burst transfer; and wherein said step of the bus master terminating the burst transfer is performed in response to said step of counting.
Claim 19
Dependent Claim
67 words
The method of claim 15, further comprising: loading a value in said counter corresponding to said number of cycles; and said counter counting down during said step of the bus master beginning said burst transfer, wherein said counter counts down for each cycle; wherein said step of the bus master terminating the burst transfer is performed in response to said counter counting down said number of cycles.
Claim 20
Dependent Claim
51 words
The method of claim 13, wherein said step of the bus master performing one or more burst transfers to the target device at one or more address boundaries comprises the bus master performing a plurality of burst transfers at a plurality of different address boundaries to obtain said target termination information.
Claim 21
Dependent Claim
78 words
The method of claim 13, wherein said bus master further includes a direct memory access engine for performing burst transfers to the target device on the bus; wherein said step of the bus master device performing one or more burst transfers to the target device at one or more address boundaries comprises: programming the direct memory access engine with said one or more address boundaries; and the direct memory access engine performing said one or more burst transfers.
Claim 22
Dependent Claim
58 words
The method of claim 13, further comprising: performing said steps of performing one or more burst transfers to the target device at one or more address boundaries, determining target termination information, and storing said target termination information for a plurality of target devices; and maintaining termination information in a memory for each of said plurality of target devices.
Claim 23
Dependent Claim
22 words
The method of claim 19, further comprising: maintaining a look-up table of target information for each of said plurality of target devices.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-15 | 2001-12-15 | 2002-06-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-15 | 2005-12-15 | 2006-06-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-15 | 2009-12-15 | 2010-06-16 | $7700.00 | Window Closed / Lapsed |