Patent US6044032A successfully refreshed from Google Patents.
US6044032A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Addressing scheme for a double data rate SDRAM
Assignee: Round Rock Research LLC
•
Filing: 1998-12-03
•
Granted: 2000-03-28
•
Expires: 2018-12-03
Abstract
Abstract A double data rate (DDR) synchronous dynamic random access memory (SDRAM) device with at least one memory bank is disclosed. Each memory bank is divided into two independent and simultaneously accessible memory planes. A unique addressing circuit controlled by an internal clock generates addresses for each plane from one external address. The generated addresses allow both planes to be accessed simultaneously. Thus, two sets of data from two independent planes of memory are simultaneously accessed in one system clock cycle.
Inventors
- 👤 Wen Li
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:14
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/408; G11C11/4087; G11C11/005; G11C7/00; G11C7/10; G11C7/1051; G11C7/1066; G11C7/1072; G11C8/00; G11C8/12
Claims Analysis
Total Claims: 94
Claim 1
Independent Claim
152 words
A memory circuit comprising: at least one memory bank, each said memory bank being divided into at least two planes, each of said planes having memory cells organized into rows and columns; an interface circuit, said interface circuit being coupled to said at least one memory bank for accessing selected memory cells of said at least one memory bank; and an addressing circuit coupled to said interface circuit, said addressing circuit receiving a first address of a location within at least a first plane of one memory bank and generating a second address of a location within at least a second plane of said one memory bank, said addressing circuit receiving said first address and generating said second address associated with a first portion of a first clock signal, said addressing circuit applying said first and second addresses to said interface circuit to access said memory cells of said one memory bank.
Claim 2
Dependent Claim
152 words
A memory circuit comprising: at least one memory bank, each said memory bank being divided into at least two planes, each of said planes having memory cells organized into rows and columns; an interface circuit, said interface circuit being coupled to said at least one memory bank for accessing selected memory cells of said at least one memory bank; and an addressing circuit coupled to said interface circuit, said addressing circuit receiving a first address of a location within at least a first plane of one memory bank and generating a second address of a location within at least a second plane of said one memory bank, said addressing circuit receiving said first address and generating said second address associated with a first portion of a first clock signal, said addressing circuit applying said first and second addresses to said interface circuit to access said memory cells of said one memory bank.
Claim 3
Dependent Claim
22 words
The memory circuit of claim 1 wherein a number of planes for each of said at least one memory bank is two.
Claim 4
Dependent Claim
32 words
The memory circuit of claim 1 wherein said addressing circuit generates an additional address for said at least first and second planes associated with said first portion of said first clock signal.
Claim 5
Dependent Claim
16 words
The memory circuit of claim 3 wherein said first clock signal is an external clock signal.
Claim 6
Dependent Claim
24 words
The memory circuit of claim 3 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 7
Dependent Claim
24 words
The memory circuit of claim 3 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 8
Dependent Claim
37 words
The memory circuit of claim 1 wherein said addressing circuit generates a plurality of additional addresses for said at least first and second planes of said respective bank at subsequent first portions of said first clock signal.
Claim 9
Dependent Claim
16 words
The memory circuit of claim 7 wherein said first clock signal is an external clock signal.
Claim 10
Dependent Claim
24 words
The memory circuit of claim 7 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 11
Dependent Claim
24 words
The memory circuit of claim 7 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 12
Dependent Claim
18 words
The memory circuit of claim 1 wherein said at least one bank is a plurality of memory banks.
Claim 13
Dependent Claim
23 words
The memory circuit of claim 11 wherein a number of said memory banks is 2 n , where n is greater than 0.
Claim 14
Dependent Claim
27 words
The memory circuit of claim 1, wherein a portion of said first address is used as an identifier for said planes of said plurality of memory banks.
Claim 15
Dependent Claim
72 words
The memory circuit of claim 1 wherein said addressing circuit comprises: a first addressing portion providing a first portion of said first and second addresses to said interface circuit; and a second addressing portion providing a second portion of said first and second addresses to said interface circuit, wherein said first and second addressing portions are driven by a second clock signal responsive to said first portion of said first clock signal.
Claim 16
Dependent Claim
16 words
The memory circuit of claim 14 wherein said first clock signal is an external clock signal.
Claim 17
Dependent Claim
24 words
The memory circuit of claim 14 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 18
Dependent Claim
24 words
The memory circuit of claim 14 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 19
Dependent Claim
16 words
The memory circuit of claim 14 wherein said second clock signal is an internal clock signal.
Claim 20
Dependent Claim
22 words
The memory circuit of claim 18 wherein said second clock signal is responsive to a first edge of said first clock signal.
Claim 21
Dependent Claim
22 words
The memory circuit of claim 18 wherein said second clock signal is responsive to a rising edge of said first clock signal.
Claim 22
Dependent Claim
115 words
The memory circuit of claim 14 wherein said first addressing portion comprises: a multiplexer, said multiplexer having a plurality of inputs and an output; a row address generating portion providing a row portion of said first and second address to a first input of said multiplexer; a first column address generating portion providing a first column portion of said first address to a second input of said multiplexer; and a second column address generating portion providing a second column portion of said second address to a third input of said multiplexer, wherein said multiplexer output is controlled to be either said row or column portions of said first portion of said first and second addresses.
Claim 23
Dependent Claim
97 words
The memory circuit of claim 21 wherein said first column address generating portion comprises: a counter receiving said portion of said first address and generating therefrom an additional address portion; and a second multiplexer halting said portion of said first and additional address portion as inputs, said second multiplexer being controlled to output one of said inputs to said second multiplexer as said portion of said first address associated with said first portion of said first clock signal and to output said portion of said additional address at a subsequent first portion of said first clock signal.
Claim 24
Dependent Claim
16 words
The memory circuit of claim 22 wherein said first clock signal is an external clock signal.
Claim 25
Dependent Claim
24 words
The memory circuit of claim 22 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 26
Dependent Claim
24 words
The memory circuit of claim 22 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 27
Dependent Claim
119 words
The memory circuit of claim 21 wherein said second column address generating portion comprises: an incrementor receiving said portion of said first address and generating therefrom said portion of said second address; a counter receiving said portion of said second address and generating therefrom an additional address portion of said second plane; and a second multiplexer having said portion of said second and additional address portion as inputs, said second multiplexer being controlled to output one of said inputs to said second multiplexer as said portion of said second address associated with said first portion of said first clock signal and to output said portion of said additional address at a subsequent first portion of said first clock signal.
Claim 28
Dependent Claim
16 words
The memory circuit of claim 26 wherein said first clock signal is an external clock signal.
Claim 29
Dependent Claim
24 words
The memory circuit of claim 26 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 30
Dependent Claim
24 words
The memory circuit of claim 26 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 31
Dependent Claim
119 words
The memory circuit of claim 22 wherein said second column address generating portion comprises: an incrementor receiving said portion of said first address and generating therefrom said portion of said second address; a counter receiving said portion of said second address and generating therefrom an additional address portion of said second plane; and a third multiplexer having said portion of said second and additional address portion as inputs, said third multiplexer being controlled to output one of said inputs to said third multiplexer as said portion of said second address associated with said first portion of said first clock signal and to output said portion of said additional address at a subsequent first portion of said first clock signal.
Claim 32
Dependent Claim
90 words
The memory circuit of claim 14 wherein said second addressing portion comprises: a multiplexer, said multiplexer having a plurality, of inputs and an output; a row address generating portion providing a row portion of said first and second address to a first input of said multiplexer; and a column address generating portion providing a column portion of said first and second address to a second input of said multiplexer, wherein said multiplexer output is controlled to provide either said row or column second portions of said first and second addresses.
Claim 33
Dependent Claim
21 words
The memory circuit of claim 1 wherein said circuit operates as a double data rate synchronous dynamic random access memory circuit.
Claim 34
Dependent Claim
17 words
The memory circuit of claim 1 wherein each of said memory bank comprises 16M of memory cells.
Claim 35
Dependent Claim
19 words
The memory circuit of claim 1 wherein memory cells corresponding to said first and second addresses are accessed simultaneously.
Claim 36
Dependent Claim
51 words
The memory circuit of claim 3 wherein memory cells corresponding to said first and second addresses are accessed simultaneously associated with said first portion of said first clock signal and memory cells corresponding to said additional address are accessed simultaneously associated with a subsequent first portion of said first clock signal.
Claim 37
Dependent Claim
50 words
The memory circuit of claim 7 wherein memory cells corresponding to said first and second addresses are accessed simultaneously associated with said first portion of said first clock signal and memory cells corresponding to said additional address are accessed simultaneously associated with subsequent first portions of said first clock signal.
Claim 38
Dependent Claim
25 words
The memory circuit of claim 1 wherein each plane for each of said at least one memory bank is divided into a plurality of sections.
Claim 39
Dependent Claim
20 words
The memory circuit of claim 37 wherein each of said plurality of sections is divided into a plurality of subsections.
Claim 40
Dependent Claim
166 words
A computer system comprising: a processor; and a memory circuit coupled to said processor, said memory circuit comprising: at least one memory bank, each said memory bank being divided into at least two planes, each of said planes having memory cells organized into rows and columns; an interface circuit, said interface circuit being coupled to said at least one memory bank for accessing selected memory cells of said at least one memory bank; and an addressing circuit coupled to said interface circuit, said addressing circuit receiving a first address of a location within at least a first plane of one memory bank and generating a second address of a location within at least a second plane of said one memory bank, said addressing circuit receiving said first address and generating said second address associated with a first portion of a first clock signal, said addressing circuit applying said first and second addresses to said interface circuit to access said memory cells of said one memory bank.
Claim 41
Dependent Claim
166 words
A computer system comprising: a processor; and a memory circuit coupled to said processor, said memory circuit comprising: at least one memory bank, each said memory bank being divided into at least two planes, each of said planes having memory cells organized into rows and columns; an interface circuit, said interface circuit being coupled to said at least one memory bank for accessing selected memory cells of said at least one memory bank; and an addressing circuit coupled to said interface circuit, said addressing circuit receiving a first address of a location within at least a first plane of one memory bank and generating a second address of a location within at least a second plane of said one memory bank, said addressing circuit receiving said first address and generating said second address associated with a first portion of a first clock signal, said addressing circuit applying said first and second addresses to said interface circuit to access said memory cells of said one memory bank.
Claim 42
Dependent Claim
21 words
The system of claim 39 wherein a number of planes for each of said at least one memory bank is two.
Claim 43
Dependent Claim
35 words
The system of claim 39 wherein said addressing circuit generates an additional address for said at least first and second planes of said respective bank associated with said first portion of said first clock signal.
Claim 44
Dependent Claim
15 words
The system of claim 41 wherein said first clock signal is an external clock signal.
Claim 45
Dependent Claim
23 words
The system of claim 41 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 46
Dependent Claim
23 words
The system of claim 41 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 47
Dependent Claim
36 words
The system of claim 39 wherein said addressing circuit generates a plurality of additional addresses for said at least first and second planes of said respective bank at subsequent first portions of said first clock signal.
Claim 48
Dependent Claim
15 words
The system of claim 45 wherein said first clock signal is an external clock signal.
Claim 49
Dependent Claim
23 words
The system of claim 45 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 50
Dependent Claim
23 words
The system of claim 45 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 51
Dependent Claim
18 words
The system of claim 39 wherein said at least one memory bank is a plurality of memory banks.
Claim 52
Dependent Claim
22 words
The system of claim 49 wherein a number of said memory banks is 2 n , where n is greater than 0.
Claim 53
Dependent Claim
26 words
The system of claim 39, wherein a portion of said first address is used as an identifier for said planes of said plurality of memory banks.
Claim 54
Dependent Claim
71 words
The system of claim 39 wherein said addressing circuit comprises: a first addressing portion providing a first portion of said first and second addresses to said interface circuit; and a second addressing portion providing a second portion of said first and second addresses to said interface circuit, wherein said first and second addressing portions are driven by a second clock signal responsive to said first portion of said first clock signal.
Claim 55
Dependent Claim
15 words
The system of claim 52 wherein said first clock signal is an external clock signal.
Claim 56
Dependent Claim
23 words
The system of claim 52 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 57
Dependent Claim
23 words
The system of claim 52 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 58
Dependent Claim
15 words
The system of claim 52 wherein said second clock signal is an internal clock signal.
Claim 59
Dependent Claim
21 words
The system of claim 56 wherein said second clock signal is responsive to a first edge of said first clock signal.
Claim 60
Dependent Claim
21 words
The system of claim 56 wherein said second clock signal is responsive to a rising edge of said first clock signal.
Claim 61
Dependent Claim
114 words
The system of claim 52 wherein said first addressing portion comprises: a multiplexer, said multiplexer having a plurality of inputs and an output; a row address generating portion providing a row portion of said first and second address to a first input of said multiplexer; a first column address generating portion providing a first column portion of said first address to a second input of said multiplexer; and a second column address generating portion providing a second column portion of said second address to a third input of said multiplexer, wherein said multiplexer output is controlled to be either said row or column portions of said first portion of said first and second addresses.
Claim 62
Dependent Claim
96 words
The system of claim 59 wherein said first column address generating portion comprises: a counter receiving said portion of said first address and generating therefrom an additional address portion; and a second multiplexer having said portion of said first and additional address portion as inputs, said second multiplexer being controlled to output one of said inputs to said second multiplexer as said portion of said first address associated with said first portion of said first clock signal and to output said portion of said additional address at a subsequent first portion of said first clock signal.
Claim 63
Dependent Claim
15 words
The system of claim 60 wherein said first clock signal is an external clock signal.
Claim 64
Dependent Claim
23 words
The system of claim 60 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 65
Dependent Claim
23 words
The system of claim 60 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 66
Dependent Claim
118 words
The system of claim 59 wherein said second column address generating portion comprises: an incrementor receiving said portion of said first address and generating therefrom said portion of said second address; a counter receiving said portion of said second address and generating therefrom an additional address portion of said second plane; and a second multiplexer having said portion of said second and additional address portion as inputs, said second multiplexer being controlled to output one of said inputs to said second multiplexer as said portion of said second address associated with said first portion of said first clock signal and to output said portion of said additional address at a subsequent first portion of said first clock signal.
Claim 67
Dependent Claim
15 words
The system of claim 64 wherein said first clock signal is an external clock signal.
Claim 68
Dependent Claim
23 words
The system of claim 64 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 69
Dependent Claim
23 words
The system of claim 64 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 70
Dependent Claim
118 words
The system of claim 60 wherein said second column address generating portion comprises: an incrementor receiving said portion of said first address and generating therefrom said portion of said second address; a counter receiving said portion of said second address and generating therefrom an additional address portion of said second plane; and a third multiplexer having said portion of said second and additional address portion as inputs, said third multiplexer being controlled to output one of said inputs to said third multiplexer as said portion of said second address associated with said first portion of said first clock signal and to output said portion of said additional address at a subsequent first portion of said first clock signal.
Claim 71
Dependent Claim
89 words
The system of claim 52 wherein said second addressing portion comprises: a multiplexer, said multiplexer having a plurality of inputs and an output; a row address generating portion providing a row portion of said first and second address to a first input of said multiplexer; and a column address generating portion providing a column portion of said first and second address to a second input of said multiplexer, wherein said multiplexer output is controlled to provide either said row or column second portions of said first and second addresses.
Claim 72
Dependent Claim
20 words
The system of claim 39 wherein said circuit operates as a double data rate synchronous dynamic random access memory circuit.
Claim 73
Dependent Claim
16 words
The system of claim 39 wherein each of said memory bank comprises 16M of memory cells.
Claim 74
Dependent Claim
18 words
The system of claim 39 wherein memory cells corresponding to said first and second addresses are accessed simultaneously.
Claim 75
Dependent Claim
50 words
The system of claim 41 wherein memory cells corresponding to said first and second addresses are accessed simultaneously associated with said first portion of said first clock signal and memory cells corresponding to said additional address are accessed simultaneously associated with a subsequent first portion of said first clock signal.
Claim 76
Dependent Claim
49 words
The system of claim 45 wherein memory cells corresponding to said first and second addresses are accessed simultaneously associated with said first portion of said first clock signal and memory cells corresponding to said additional address are accessed simultaneously associated with subsequent first portions of said first clock signal.
Claim 77
Dependent Claim
25 words
The system circuit of claim 39 wherein each plane for each of said at least one memory bank is divided into a plurality of sections.
Claim 78
Dependent Claim
19 words
The system of claim 75 wherein each of said plurality of sections is divided into a plurality of subsections.
Claim 79
Independent Claim
138 words
A method of addressing a double data rate synchronous dynamic random access memory (SDRAM) device, said SDRAM comprising at least one memory bank, each of said memory bank being divided into at least two planes, each of said planes having memory cells organized into rows and columns, said method comprising the steps of: receiving a first address corresponding to a location within at least a first plane of one of said at least one memory bank associated with a first portion of a first clock signal; generating a second address corresponding to a location within at least a second plane of a same memory bank associated with a first portion of said first clock signal; and applying said first and second addresses to circuitry of said SDRAM to allow access to said memory cells of said addressed planes.
Claim 80
Independent Claim
138 words
A method of addressing a double data rate synchronous dynamic random access memory (SDRAM) device, said SDRAM comprising at least one memory bank, each of said memory bank being divided into at least two planes, each of said planes having memory cells organized into rows and columns, said method comprising the steps of: receiving a first address corresponding to a location within at least a first plane of one of said at least one memory bank associated with a first portion of a first clock signal; generating a second address corresponding to a location within at least a second plane of a same memory bank associated with a first portion of said first clock signal; and applying said first and second addresses to circuitry of said SDRAM to allow access to said memory cells of said addressed planes.
Claim 81
Dependent Claim
32 words
The method of claim 77 further comprising the step of generating an additional address for said at least first and second planes associated with said first portion of said first clock signal.
Claim 82
Dependent Claim
23 words
The method of claim 77 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 83
Dependent Claim
23 words
The method of claim 77 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 84
Dependent Claim
15 words
The method of claim 77 wherein said first clock signal is an external clock signal.
Claim 85
Dependent Claim
33 words
The method of claim 77 further comprising the step of generating a plurality of additional addresses for said at least first and second planes at subsequent first portions of said first clock signal.
Claim 86
Dependent Claim
23 words
The method of claim 82 wherein said first portion of said first clock signal is a first edge of said first clock signal.
Claim 87
Dependent Claim
23 words
The method of claim 82 wherein said first portion of said first clock signal is a rising edge of said first clock signal.
Claim 88
Dependent Claim
15 words
The method of claim 82 wherein said first clock signal is an external clock signal.
Claim 89
Dependent Claim
26 words
The method of claim 77, wherein a portion of said first address is used as an identifier for said planes of said plurality of memory banks.
Claim 90
Dependent Claim
42 words
The method of claim 77 further comprising the step of providing a second clock signal being responsive to said first portion of said first clock signal and wherein said generating step is performed at an active edge of said second clock signal.
Claim 91
Dependent Claim
15 words
The method of claim 87 wherein said second clock signal is an internal clock signal.
Claim 92
Dependent Claim
53 words
The method of claim 77 further comprising the steps of: splitting said first address into first and second address portions; generating a first portion of said second address from said first portion of said first address; and generating a second portion of said second address from said second portion of said first address.
Claim 93
Dependent Claim
29 words
The method of claim 89 further comprising the step of combining said first and second portions of said first and second addresses prior to accessing said planes of memory.
Claim 94
Dependent Claim
19 words
The method of claim 77 wherein locations corresponding to said at least first and second planes are accessed simultaneously.
References Cited (Backward Citations)
US5592434A
Cited
US5757703A
Cited
US5703830A
Cited
US5748551A
Cited
US5673233A
Cited
US5892730A
Cited
US5920511A
Cited
US5923613A
Cited
US5973991A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-03-28 | 2003-09-27 | 2004-03-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-03-28 | 2007-09-27 | 2008-03-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-03-28 | 2011-09-27 | 2012-03-28 | $7700.00 | Window Closed / Lapsed |