Patent US4673108A successfully refreshed from Google Patents.
Patent US5003557A successfully refreshed from Google Patents.
Patent US6040714A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6040714A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for providing two modes of I/O pad termination

Assignee: Micron Technology Inc
•
Filing: 1997-12-12
•
Granted: 2000-03-21
•
Expires: 2017-12-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention provides a method of providing two different modes of operation for an output driver on an integrated circuit. A first mode provides an open drain driver, such as an enhanced GTL+ driver, for high-speed data transmission. A second mode provides a totem pole output driver, such as a TTL or a LVTLL driver, which does not require additional circuitry for external terminations, as is required for open drain drivers. Thus, one embodiment of the present invention can be characterized as a method of providing a dual mode output from an integrated circuit. This method includes receiving an output mode signal indicating an enhanced GTL+ output mode or a totem pole output mode. This method also includes providing an enhanced GTL+ output signal if the mode signal indicates the enhanced GTL+ output mode, and providing a totem pole output signal if the mode signal indicates the totem pole output mode. Another embodiment of the present invention can be described as a method for providing a dual mode output from an integrated circuit. This method includes providing to the integrated circuit an output mode signal indicating a first output mode or a second output mode. It also includes coupling an output pin of the integrated circuit to an open drain bus with an active termination if the mode signal indicates the first mode, and coupling an output pin of the integrated circuit to an unterminated bus if the mode signal indicates the second output mode.

Inventors

  • 👤 Dean A. Klein

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 18:23
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/0185; H03K19/018585

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 106 words
A method of providing a dual mode output signal for an integrated circuit, comprising: receiving an output mode signal indicating a first output mode or second output mode; wherein receiving the output mode signal includes sampling a specific pin on the integrated circuit during system reset to determine the state of the output mode signal; providing an open drain output signal including activating a pullup transistor for one clock cycle if the output mode signal indicates the first output mode and a signal to be outputted has a high value; and providing a totem pole output signal if the mode signal indicates the second output mode.
Claim 2
Independent Claim 106 words
A method of providing a dual mode output signal for an integrated circuit, comprising: receiving an output mode signal indicating a first output mode or second output mode; wherein receiving the output mode signal includes sampling a specific pin on the integrated circuit during system reset to determine the state of the output mode signal; providing an open drain output signal including activating a pullup transistor for one clock cycle if the output mode signal indicates the first output mode and a signal to be outputted has a high value; and providing a totem pole output signal if the mode signal indicates the second output mode.
Claim 3
Dependent Claim 35 words
The method of claim 1, including: receiving an output enable signal; receiving the signal to be outputted; and driving the signal to be outputted onto an output pad when the output enable signal is asserted.
Claim 4
Dependent Claim 28 words
The method of claim 1, wherein providing the totem pole output signal and providing an open drain output signal includes controlling the slew rate of the output signal.
Claim 5
Dependent Claim 17 words
The method of claim 1, wherein providing the totem pole output signal includes providing a LVTTL output.
Claim 6
Dependent Claim 17 words
The method of claim 1, wherein providing the open drain output signal includes providing an external termination.
Claim 7
Dependent Claim 27 words
The method of claim 1, wherein providing the open drain output signal includes applying the open drain output signal to an output pin of a microprocessor chip.
Claim 8
Dependent Claim 24 words
The method of claim 1, wherein providing the totem pole output signal includes providing a totem pole output signal to an unterminated bus line.
Claim 9
Dependent Claim 19 words
The method of claim 1, including generating a reference voltage signal for a differential receiver within the integrated circuit.
Claim 10
Independent Claim 120 words
A method of providing a dual mode output signal for an integrated circuit, comprising: receiving an output mode signal indicating a first output mode or second output mode; wherein receiving the output mode signal includes, examining an external reference voltage from a voltage reference input pin, and determining the state of the output mode signal based upon whether the external voltage is outside of a valid reference voltage range; providing an open drain output signal including activating a pullup transistor for one clock cycle if the output mode signal indicates the first output mode and a signal to be outputted has a high value; and providing a totem pole output signal if the mode signal indicates the second output mode.
Claim 11
Independent Claim 120 words
A method of providing a dual mode output signal for an integrated circuit, comprising: receiving an output mode signal indicating a first output mode or second output mode; wherein receiving the output mode signal includes, examining an external reference voltage from a voltage reference input pin, and determining the state of the output mode signal based upon whether the external voltage is outside of a valid reference voltage range; providing an open drain output signal including activating a pullup transistor for one clock cycle if the output mode signal indicates the first output mode and a signal to be outputted has a high value; and providing a totem pole output signal if the mode signal indicates the second output mode.
Claim 12
Independent Claim 144 words
A method of providing a dual mode output signal for a microprocessor, comprising: receiving an output mode signal indicating a first output mode or second output mode; wherein receiving the output mode signal includes sampling a specific pin on the integrated circuit during system reset to determine the state of the output mode signal; providing an enhanced GTL+ output signal, including activating a pullup transistor for one clock cycle if the output mode signal indicates the first output mode and a signal to be outputted has a high value; and providing an LVTTL output signal if the mode signal indicates the second output mode; receiving an output enable signal; receiving the signal to be outputted; driving the signal to be outputted onto an output pad when the output enable signal is asserted; and controlling the slew rate of signals driven onto the output pad.
Claim 13
Independent Claim 144 words
A method of providing a dual mode output signal for a microprocessor, comprising: receiving an output mode signal indicating a first output mode or second output mode; wherein receiving the output mode signal includes sampling a specific pin on the integrated circuit during system reset to determine the state of the output mode signal; providing an enhanced GTL+ output signal, including activating a pullup transistor for one clock cycle if the output mode signal indicates the first output mode and a signal to be outputted has a high value; and providing an LVTTL output signal if the mode signal indicates the second output mode; receiving an output enable signal; receiving the signal to be outputted; driving the signal to be outputted onto an output pad when the output enable signal is asserted; and controlling the slew rate of signals driven onto the output pad.
Claim 14
Dependent Claim 24 words
The method of claim 10, wherein providing a totem pole output signal includes providing a totem pole output signal to an unterminated bus line.
Claim 15
Dependent Claim 19 words
The method of claim 10, including generating a reference voltage signal for a differential receiver within the integrated circuit.
Claim 16
Independent Claim 158 words
A method of providing a dual mode output signal for a microprocessor, comprising: receiving an output mode signal indicating a first output mode or second output mode; wherein receiving the output mode signal includes, examining an external reference voltage from a voltage reference input pin, and determining the state of the output mode signal based upon whether the external voltage is outside of a valid reference voltage range; providing an enhanced GTL+ output signal, including activating a pullup transistor for one clock cycle if the output mode signal indicates the first output mode and a signal to be outputted has a high value; and providing an LVTTL output signal if the mode signal indicates the second output mode; receiving an output enable signal; receiving the signal to be outputted; driving the signal to be outputted onto an output pad when the output enable signal is asserted; and controlling the slew rate of signals driven onto the output pad.
Claim 17
Independent Claim 158 words
A method of providing a dual mode output signal for a microprocessor, comprising: receiving an output mode signal indicating a first output mode or second output mode; wherein receiving the output mode signal includes, examining an external reference voltage from a voltage reference input pin, and determining the state of the output mode signal based upon whether the external voltage is outside of a valid reference voltage range; providing an enhanced GTL+ output signal, including activating a pullup transistor for one clock cycle if the output mode signal indicates the first output mode and a signal to be outputted has a high value; and providing an LVTTL output signal if the mode signal indicates the second output mode; receiving an output enable signal; receiving the signal to be outputted; driving the signal to be outputted onto an output pad when the output enable signal is asserted; and controlling the slew rate of signals driven onto the output pad.

References Cited (Backward Citations)

US4748426A Cited
US5023488A Cited
US5208492A Cited
US5530379A Cited
US5483188A Cited
US5652538A Cited
US5666068A Cited
US5748028A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-03-21 2003-09-20 2004-03-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-03-21 2007-09-20 2008-03-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-03-21 2011-09-20 2012-03-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag