Patent US6008096A successfully refreshed from Google Patents.
US6008096A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ultra short transistor fabrication method
Assignee: Advanced Micro Devices Inc
•
Filing: 1997-01-29
•
Granted: 1999-12-28
•
Expires: 2017-01-29
Abstract
Abstract A semiconductor process in which the transistor channel is defined by opposing sidewalls of a pair of masking structures formed on an upper surface of a semiconductor substrate. The spacing between the opposed sidewalls is defined by the thickness of the spacer structure formed between the sidewalls. The thickness of the spacer structure is preferably in the range of approximately 0.04 microns. A masking layer is formed on an upper surface of a semiconductor substrate. The masking layer includes first and second masking structures and a channel trench material. Opposing sidewalls of the first and second masking structures are laterally displaced by a channel displacement. The opposing sidewalls together with an upper surface of the semiconductor substrate define a channel trench. The channel trench is displaced above and aligned with a channel region of the semiconductor substrate. The channel trench material fills the channel trench. A mean projected path characteristic of the channel trench material is less than a mean projected path characteristic of the first and second masking structures. A source/drain impurity distribution is implanted into and through the masking layer to selectively introduce a source/drain impurity distribution into a source/drain region of the semiconductor substrate. The source/drain regions of the semiconductor substrate are laterally displaced on either side of the channel region. The channel trench material is then removed and a gate dielectric layer is formed on the floor of the channel trench. Thereafter, the channel trench is filled with a conductive material to form a conductive gate on the gate dielectric.
Inventors
- 👤 Mark I. Gardner
- 👤 Michael Duane
- 👤 Daniel Kadosh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 09:16
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D; H10D30/00; H10D30/01; H10D30/021; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01334; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0135; H10D84/02; H10D84/03; H10D84/038; H10P30/21; H10P30/212; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/141; H10P32/1412; H10P32/17; H10P32/171; H10D64/017
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
288 words
A semiconductor process, comprising: providing a semiconductor substrate; depositing a first thin film layer on an upper surface of said semiconductor substrate; patterning said first thin film layer to form a first masking structure comprising a sidewall; forming a spacer structure on said sidewall of said first masking structure, wherein said spacer structure is formed from a spacer material having a mean projected path characteristic smaller than a mean projected path characteristic of said first masking structure; depositing a second thin film layer; patterning the second thin film layer to form a second masking structure, wherein a sidewall of said second masking structure contacts an exposed sidewall of said spacer structure such that opposing sidewalls of said first and second masking structures are laterally displaced by a channel displacement, and wherein the opposing sidewalls, together with an upper surface of said semiconductor substrate, cooperatively define a channel trench displaced above and aligned with a channel region of said semiconductor substrate, and wherein said spacer structure comprises a channel trench material filling said channel trench, and further wherein said first masking structure, second masking structure and channel trench material combine to form a masking layer upon said semiconductor substrate; implanting source and drain impurities through said masking layer and into said semiconductor substrate to form a pair of source and drain impurity distributions within a pair of source and drain regions of said semiconductor substrate, wherein said source and drain regions of said semiconductor substrate are laterally displaced on either side of said channel region; removing said channel trench material; forming a gate dielectric on a floor of said channel trench; and filling said channel trench with a conductive material to form a conductive gate on said gate dielectric.
Claim 2
Dependent Claim
288 words
A semiconductor process, comprising: providing a semiconductor substrate; depositing a first thin film layer on an upper surface of said semiconductor substrate; patterning said first thin film layer to form a first masking structure comprising a sidewall; forming a spacer structure on said sidewall of said first masking structure, wherein said spacer structure is formed from a spacer material having a mean projected path characteristic smaller than a mean projected path characteristic of said first masking structure; depositing a second thin film layer; patterning the second thin film layer to form a second masking structure, wherein a sidewall of said second masking structure contacts an exposed sidewall of said spacer structure such that opposing sidewalls of said first and second masking structures are laterally displaced by a channel displacement, and wherein the opposing sidewalls, together with an upper surface of said semiconductor substrate, cooperatively define a channel trench displaced above and aligned with a channel region of said semiconductor substrate, and wherein said spacer structure comprises a channel trench material filling said channel trench, and further wherein said first masking structure, second masking structure and channel trench material combine to form a masking layer upon said semiconductor substrate; implanting source and drain impurities through said masking layer and into said semiconductor substrate to form a pair of source and drain impurity distributions within a pair of source and drain regions of said semiconductor substrate, wherein said source and drain regions of said semiconductor substrate are laterally displaced on either side of said channel region; removing said channel trench material; forming a gate dielectric on a floor of said channel trench; and filling said channel trench with a conductive material to form a conductive gate on said gate dielectric.
Claim 3
Dependent Claim
38 words
The process of claim 1, wherein said semiconductor substrate comprises a p-type epitaxial layer formed on a p+ silicon bulk, wherein a resistivity of said p-type epitaxial layer is in the range of approximately 10 to 15 Ω-cm.
Claim 4
Dependent Claim
14 words
The process of claim 1, wherein said first and second masking structures comprise polysilicon.
Claim 5
Dependent Claim
18 words
The process of claim 3, wherein a resistivity of said polysilicon is greater than approximately 10 4 Ω-cm.
Claim 6
Dependent Claim
19 words
The process of claim 1, wherein said first thin film layer and said second thin film layer comprise polysilicon.
Claim 7
Dependent Claim
13 words
The process of claim 1, wherein said spacer structure comprises a deposited oxide.
Claim 8
Dependent Claim
15 words
The process of claim 1, wherein said channel displacement is less than approximately 0.10 microns.
Claim 9
Dependent Claim
19 words
The process of claim 7, wherein said channel displacement is in the range of approximately 0.03 to 0.05 microns.
Claim 10
Dependent Claim
22 words
The process of claim 1, wherein the step of implanting source and drain impurities follows the step of filling said channel trench.
Claim 11
Dependent Claim
264 words
A semiconductor process, comprising: providing a semiconductor substrate; depositing polysilicon on an upper surface of said semiconductor substrate and patterning said polysilicon to form a first polysilicon structure, wherein a sidewall of said first polysilicon structure is aligned over a channel first boundary of said semiconductor substrate; forming a spacer structure on said sidewall of said first polysilicon structure, wherein said spacer structure extends laterally a channel displacement from said sidewall of the first polysilicon structure; forming a second polysilicon structure on said upper surface of said semiconductor substrate, wherein a sidewall of said second polysilicon structure contacts an exposed sidewall of said spacer structure, and further wherein said sidewall of said second polysilicon structure is aligned over a channel second boundary of said semiconductor substrate, wherein said channel first boundary and said channel second boundary are laterally displaced said channel displacement, and wherein said first polysilicon structure, said spacer structure and said second polysilicon structure comprise a masking layer; implanting source and drain impurity species through said masking layer and into said semiconductor substrate, wherein source and drain impurity distributions are formed within a pair of source and drain regions laterally displaced on either side of said channel region of said semiconductor substrate; removing said spacer structure; growing a gate dielectric on said upper surface of said semiconductor substrate between said first and second polysilicon structures, wherein said gate dielectric is aligned over said channel region of said semiconductor substrate; and depositing a conductive gate material on said gate dielectric to form a conductive gate structure between said first and second polysilicon structures.
Claim 12
Dependent Claim
264 words
A semiconductor process, comprising: providing a semiconductor substrate; depositing polysilicon on an upper surface of said semiconductor substrate and patterning said polysilicon to form a first polysilicon structure, wherein a sidewall of said first polysilicon structure is aligned over a channel first boundary of said semiconductor substrate; forming a spacer structure on said sidewall of said first polysilicon structure, wherein said spacer structure extends laterally a channel displacement from said sidewall of the first polysilicon structure; forming a second polysilicon structure on said upper surface of said semiconductor substrate, wherein a sidewall of said second polysilicon structure contacts an exposed sidewall of said spacer structure, and further wherein said sidewall of said second polysilicon structure is aligned over a channel second boundary of said semiconductor substrate, wherein said channel first boundary and said channel second boundary are laterally displaced said channel displacement, and wherein said first polysilicon structure, said spacer structure and said second polysilicon structure comprise a masking layer; implanting source and drain impurity species through said masking layer and into said semiconductor substrate, wherein source and drain impurity distributions are formed within a pair of source and drain regions laterally displaced on either side of said channel region of said semiconductor substrate; removing said spacer structure; growing a gate dielectric on said upper surface of said semiconductor substrate between said first and second polysilicon structures, wherein said gate dielectric is aligned over said channel region of said semiconductor substrate; and depositing a conductive gate material on said gate dielectric to form a conductive gate structure between said first and second polysilicon structures.
Claim 13
Dependent Claim
13 words
The process of claim 10, wherein said spacer structure comprises a deposited oxide.
Claim 14
Dependent Claim
15 words
The process of claim 10, wherein said channel displacement is less than approximately 0.10 microns.
Claim 15
Dependent Claim
19 words
The process of claim 12, wherein said channel displacement is in the range of approximately 0.03 to 0.05 microns.
References Cited (Backward Citations)
US4419809A
Cited
US4597827A
Cited
US5162245A
Cited
US4992388A
Cited
US5436178A
Cited
US5270249A
Cited
US5342796A
Cited
US5391510A
Cited
US5466615A
Cited
US5583064A
Cited
US5654215A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-27 | 2003-06-28 | 2003-12-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-27 | 2007-06-28 | 2007-12-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-27 | 2011-06-28 | 2011-12-28 | $7700.00 | Window Closed / Lapsed |