Patent US6002271A successfully refreshed from Google Patents.
US6002271A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic MOS logic circuit without charge sharing noise
Assignee: International Business Machines Corp
•
Filing: 1997-05-12
•
Granted: 1999-12-14
•
Expires: 2017-05-12
Abstract
Abstract Circuitry for eliminating charge sharing noise in MOS dynamic logic circuits is described. Dynamic logic circuits having stacks of MOS devices controlling the state of a common node defining the output logic state of the circuit are susceptible to charge sharing noise. This noise ultimately arises from leakage and stray capacitances at the nodes between MOS devices in each stack which the common node must supply. The noise is eliminated by employing MOS devices associated with the MOS devices in the stacks to couple the nodes between stack MOS devices to a supply voltage until their associated stack device changes logic state. On the changing state of the associated stack device, the node charging MOS device turns off, allowing the nodes to assume states defined by the input signals to the dynamic logic circuit.
Inventors
- 👤 Sam Gat-Shang Chu
- 👤 Visweswara Rao Kodali
- 👤 Michael Ju Hyeok Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 05:32
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/096; H03K19/0963
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
204 words
A dynamic logic circuit comprising: a precharge metal-oxide semiconductor ("MOS") device having a source terminal coupled to a first voltage potential, and a gate terminal for receiving a clock signal; one or more MOS device stacks, each of said one or more MOS device stacks including a plurality of serially connected MOS devices, wherein a first one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks has a drain terminal connected to a drain terminal of said precharge MOS device, forming a precharge node thereby, each of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks having a gate terminal adapted for receiving an input signal, and wherein a terminating one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks has a source terminal connected to a second voltage potential; and circuitry for charging one or more nodes between said serially connected MOS devices of one or more of said each of said MOS device stacks until an associated one of said input signals changes logic state during an evaluate phase of said clock signal.
Claim 2
Dependent Claim
204 words
A dynamic logic circuit comprising: a precharge metal-oxide semiconductor ("MOS") device having a source terminal coupled to a first voltage potential, and a gate terminal for receiving a clock signal; one or more MOS device stacks, each of said one or more MOS device stacks including a plurality of serially connected MOS devices, wherein a first one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks has a drain terminal connected to a drain terminal of said precharge MOS device, forming a precharge node thereby, each of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks having a gate terminal adapted for receiving an input signal, and wherein a terminating one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks has a source terminal connected to a second voltage potential; and circuitry for charging one or more nodes between said serially connected MOS devices of one or more of said each of said MOS device stacks until an associated one of said input signals changes logic state during an evaluate phase of said clock signal.
Claim 3
Dependent Claim
183 words
The dynamic logic circuit of claim 1 wherein said circuitry for charging one or more nodes between said serially connected MOS devices of one or more of said each of said MOS device stacks until an associated one of said input signals changes logic state during an evaluate phase of said clock signal comprises one or more node-charge MOS devices associated with selected ones of said plurality of serially connected MOS devices of said one or more of said each of said one or more MOS device stacks, each of said one or more node-charge MOS devices having (1) a drain terminal connected to a source terminal of an associated one of said plurality of serially connected MOS devices of said one or more of said each of said one or more MOS device stacks, (2) a gate terminal connected to a gate terminal of said associated one of said plurality of serially connected MOS devices of said one or more of said each of said one or more MOS device stacks, and (3) a source terminal connected to said first voltage potential.
Claim 4
Dependent Claim
38 words
The dynamic logic circuit of claim 1 wherein said input signal of said terminating one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks is said clock signal.
Claim 5
Dependent Claim
33 words
The dynamic logic circuit of claim 3 wherein said each of said plurality of serially connected MOS devices of said each of said one or more MOS device is an N-type MOS device.
Claim 6
Dependent Claim
22 words
The dynamic logic circuit of claim 4 wherein each of said one or more node-charge MOS devices is a P-type MOS device.
Claim 7
Dependent Claim
17 words
The dynamic logic circuit of claim 4 wherein said precharge MOS device comprises a P-type MOS device.
Claim 8
Dependent Claim
373 words
A dynamic logic circuit comprising: a precharge MOS device having a source terminal coupled to a supply voltage, and a gate terminal adapted for receiving a clock signal; one or more MOS device stacks, each of said one or more MOS device stacks including a plurality of serially connected MOS devices, each of said plurality of serially connected MOS devices of said each of said one or more of MOS device stacks having a gate terminal adapted for receiving an input signal, said plurality of serially connected MOS devices of said each of said one or more MOS device stacks including (1) a first MOS device having a drain terminal connected to a drain terminal of said precharge MOS device, (2) an end MOS device, (3) one or more serially connected interior MOS devices, and (4) a clock foot MOS device having a drain terminal coupled to a source terminal of said end MOS device of each of said plurality of serially connected MOS devices of said each of said one or more of MOS device stacks and a source terminal connected to a second voltage potential, said input signal of said clock foot MOS device of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks being said clock signal, wherein said one or more serially connected interior MOS devices of said plurality of serially connected MOS devices of said each of said one or more of MOS device stacks has a drain terminal connected to a source terminal of a previous one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks and a source terminal connected to a drain terminal of a subsequent one of said plurality of serially connected MOS devices of said each of said one or more of MOS device stacks; and a first circuit for charging a node between an associated one of said first MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks and a subsequent one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks.
Claim 9
Dependent Claim
373 words
A dynamic logic circuit comprising: a precharge MOS device having a source terminal coupled to a supply voltage, and a gate terminal adapted for receiving a clock signal; one or more MOS device stacks, each of said one or more MOS device stacks including a plurality of serially connected MOS devices, each of said plurality of serially connected MOS devices of said each of said one or more of MOS device stacks having a gate terminal adapted for receiving an input signal, said plurality of serially connected MOS devices of said each of said one or more MOS device stacks including (1) a first MOS device having a drain terminal connected to a drain terminal of said precharge MOS device, (2) an end MOS device, (3) one or more serially connected interior MOS devices, and (4) a clock foot MOS device having a drain terminal coupled to a source terminal of said end MOS device of each of said plurality of serially connected MOS devices of said each of said one or more of MOS device stacks and a source terminal connected to a second voltage potential, said input signal of said clock foot MOS device of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks being said clock signal, wherein said one or more serially connected interior MOS devices of said plurality of serially connected MOS devices of said each of said one or more of MOS device stacks has a drain terminal connected to a source terminal of a previous one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks and a source terminal connected to a drain terminal of a subsequent one of said plurality of serially connected MOS devices of said each of said one or more of MOS device stacks; and a first circuit for charging a node between an associated one of said first MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks and a subsequent one of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks.
Claim 10
Dependent Claim
84 words
The dynamic logic circuit of claim 7 further comprising a second circuit for charging a node between an associated one of each of said one or more serially connected interior MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks and a subsequent one of said one or more serially connected interior MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks.
Claim 11
Dependent Claim
419 words
The dynamic logic circuit of claim 8 wherein said first circuit for charging said node between said associated one of said first MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks and said subsequent one of said one or more serially connected MOS devices of said each of said one or more MOS device stacks comprises a first one or more node-charge MOS devices associated with each of said first MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks, wherein each of said first one or more node-charge MOS devices has a source terminal coupled to said supply voltage, a drain terminal coupled to a source terminal of said associated one of said first MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks, and a gate terminal coupled to said gate terminal of said associated one of said first MOS devices of said one or more serially connected MOS devices of said each of said one or more MOS device stacks, and said second circuit for charging a node between an associated one of each of said one or more serially connected interior MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks and a subsequent one of said one or more serially connected interior MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks comprises a second one or more node-charge MOS devices associated with each of said one or more serially connected interior MOS devices of said plurality of serially connected MOS devices of said one of said one or more MOS device stacks, wherein each of said second one or more node-charge MOS devices has a source terminal coupled to said supply voltage, a drain terminal coupled to a source terminal of an associated one of said one or more serially connected interior MOS devices of said one or more serially connected MOS devices of said one of said one or more MOS device stacks, and a gate terminal coupled to said gate terminal of said associated one of said one or more serially connected interior MOS devices of said one or more serially connected MOS devices of said one of said one or more MOS device stacks.
Claim 12
Dependent Claim
43 words
The dynamic logic circuit of claim 9 wherein each of said one or more clock foot MOS devices of said plurality of serially connected MOS devices of said each of said one or more MOS device stacks devices is an N-type MOS device.
Claim 13
Dependent Claim
68 words
The dynamic logic circuit of claim 9 wherein said first one or more node-charge MOS devices associated with each of said first one of said serially connected MOS devices of said each of said one or more MOS device stacks comprises two MOS devices associated with each of said first one of said serially connected MOS devices of said each of said one or more MOS device stacks.
Claim 14
Dependent Claim
69 words
The dynamic logic circuit of claim 11 wherein said first one or more node-charge MOS devices associated with each of said first one of said serially connected MOS devices of said each of said one or more MOS device stacks comprises two P-type MOS devices associated with each of said first one of said serially connected MOS devices of said each of said one or more MOS device stacks.
Claim 15
Dependent Claim
210 words
A dynamic logic circuit comprising: circuitry for precharging a precharge node; a first NFET having (1) a drain terminal connected to said precharge node and (2) a gate terminal adapted for receiving a first input signal; a second NFET having (1) a drain terminal connected to said precharge node and (2) a gate terminal adapted for receiving a second input signal; a third NFET having (1) a drain terminal connected to a source terminal of said first NFET, and (2) a gate terminal connected to a third input; a fourth NFET having (1) a drain terminal connected to a source terminal of said second NFET, and (2) a gate terminal connected to a fourth input; and two node-charge devices wherein a first one of said two node-charge devices has (1) a drain terminal connected to said source terminal of said first NFET, (2) a gate terminal connected to said gate terminal of said first NFET and (3) a source terminal connected to a voltage potential, a second one of said two node-charge devices has (1) a drain terminal connected to said source terminal of said second NFET, (2) a gate terminal connected to said gate terminal of said second NFET and (3) a source terminal connected to said voltage potential.
Claim 16
Dependent Claim
210 words
A dynamic logic circuit comprising: circuitry for precharging a precharge node; a first NFET having (1) a drain terminal connected to said precharge node and (2) a gate terminal adapted for receiving a first input signal; a second NFET having (1) a drain terminal connected to said precharge node and (2) a gate terminal adapted for receiving a second input signal; a third NFET having (1) a drain terminal connected to a source terminal of said first NFET, and (2) a gate terminal connected to a third input; a fourth NFET having (1) a drain terminal connected to a source terminal of said second NFET, and (2) a gate terminal connected to a fourth input; and two node-charge devices wherein a first one of said two node-charge devices has (1) a drain terminal connected to said source terminal of said first NFET, (2) a gate terminal connected to said gate terminal of said first NFET and (3) a source terminal connected to a voltage potential, a second one of said two node-charge devices has (1) a drain terminal connected to said source terminal of said second NFET, (2) a gate terminal connected to said gate terminal of said second NFET and (3) a source terminal connected to said voltage potential.
Claim 17
Dependent Claim
17 words
The dynamic logic circuit of claim 13 wherein each of said two node-charge devices comprises a PFET.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-13 | 2003-06-14 | 2003-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-13 | 2007-06-14 | 2007-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-13 | 2011-06-14 | 2011-12-14 | $7700.00 | Window Closed / Lapsed |