US5793228A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Noise-tolerant dynamic circuits
Assignee: International Business Machines Corp
•
Filing: 1997-01-31
•
Granted: 1998-08-11
•
Expires: 2017-01-31
Abstract
Abstract More noise immunity is added to the inputs of precharged dynamic circuits without changing the functional characteristics of the dynamic circuit. A precharged dynamic circuit has a plurality of inputs connected to respective n-type field effect transistors (NFETs) in a tree between a precharge node and circuit ground. A tree of p-type FETs (PFETs) is connected between each of the inputs and a supply voltage with the output of the circuit being connected to the PFET closest to the supply voltage. When the output turns high, the PFET closest to supply voltage is turned off, preventing the precharged node from being prematurely reset.
Inventors
- 👤 Donald A. Evans
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 23:41
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/0948
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
114 words
A precharged dynamic circuit with increased noise immunity without changing functional characteristics of the dynamic circuit comprising: a plurality of inputs connected to respective n-type field effect transistors (NFETS) in a NFET tree connected between a precharge node and circuit ground; and a PFET tree of p-type FETs (PFETs) connected between each of the inputs and a supply voltage with an output of the dynamic circuit being connected to a PFET closer to the supply voltage in a series connection of at least two PFETs in said PFET tree such that when the output turns high, the PFET closer to the supply voltage is turned off, preventing the precharged node from being prematurely reset.
Claim 2
Dependent Claim
114 words
A precharged dynamic circuit with increased noise immunity without changing functional characteristics of the dynamic circuit comprising: a plurality of inputs connected to respective n-type field effect transistors (NFETS) in a NFET tree connected between a precharge node and circuit ground; and a PFET tree of p-type FETs (PFETs) connected between each of the inputs and a supply voltage with an output of the dynamic circuit being connected to a PFET closer to the supply voltage in a series connection of at least two PFETs in said PFET tree such that when the output turns high, the PFET closer to the supply voltage is turned off, preventing the precharged node from being prematurely reset.
Claim 3
Dependent Claim
135 words
The precharged dynamic circuit recited in claim 1 wherein there are at least two inputs and the NFET tree comprises first and second NFETs connected in series between the precharge node and circuit ground, each of said inputs being connected to a gate of a respective one of said first and second NFETs, and wherein the PFET tree comprises first, second and third PFETs, the first and third PFETs being connected in series between the precharge node and the supply voltage and the second and third PFETs being connected in series between a junction of the first and second NFETs and the supply voltage, each of said inputs being connected to a gate of a respective one of said first and second PFETs and the output being connected to a gate of the third PFET.
Claim 4
Dependent Claim
67 words
The precharged dynamic circuit recited in claim 2 further comprising a third NFET connected in series with the first and second NFETs, a third input connected to a gate of the third NFET, and a fourth PFET connected in series between a junction of the third NFET and the second NFET and the third PFET, the third input being connected to a gate of the fourth PFET.
Claim 5
Dependent Claim
56 words
The precharged dynamic circuit recited in claim 2 further comprising a third NFET connected in parallel with the second NFET, a third input connected to a gate of the third NFET, and a fourth PFET connected in series with the second and third PFETs, the third input being connected to a gate of the fourth PFET.
Claim 6
Dependent Claim
44 words
The precharged dynamic circuit recited in claim 2 further comprising: an inverter connected between the precharge node and the output; and a fourth PFET connected between the supply voltage and the precharge node, a gate of the fourth PFET being connected to the output.
Claim 7
Dependent Claim
36 words
The precharged dynamic circuit recited in claim 5 further comprising a fifth PFET connected between the supply voltage and the precharge node, a gate of the fifth PFET receiving a reset pulse to precharge the node.
Claim 8
Dependent Claim
106 words
The precharged dynamic circuit recited in claim 1 wherein there are at least two inputs and the NFET three comprises first and second NFETs connected in parallel between the precharge node and circuit ground, each of said inputs being connected to a gate of a respective one of said first and second NFETs, and wherein the PFET three comprises first, second and third PFETs connected in series between the precharge node and the voltage supply, each of said inputs being connected to a gate of a respective one of said first and second PFETs and the output being connected to a gate of the third PFET.
Claim 9
Dependent Claim
105 words
A precharged dynamic circuit with increased noise immunity without changing functional characteristics of the dynamic circuit comprising: a plurality of inputs connected to respective n-type field effect transistors (NFETs) in a NFET tree connected between a precharge node and circuit ground; and a PFET tree of p-type FETs (PFETS) connected between each of the inputs and a supply voltage with an output of the dynamic circuit being connected to a first PFET in series with other PFETs of said PFET tree such that when the output of the dynamic circuit turns high, the PFET is turned off, preventing the precharged node from being prematurely reset.
Claim 10
Dependent Claim
105 words
A precharged dynamic circuit with increased noise immunity without changing functional characteristics of the dynamic circuit comprising: a plurality of inputs connected to respective n-type field effect transistors (NFETs) in a NFET tree connected between a precharge node and circuit ground; and a PFET tree of p-type FETs (PFETS) connected between each of the inputs and a supply voltage with an output of the dynamic circuit being connected to a first PFET in series with other PFETs of said PFET tree such that when the output of the dynamic circuit turns high, the PFET is turned off, preventing the precharged node from being prematurely reset.
References Cited (Backward Citations)
US3671779A
Cited
US4779013A
Cited
US4985644A
Cited
JPH0456513A
Cited
US5237213A
Cited
US5430335A
Cited
US5557223A
Cited
US5541880A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-10 | 2002-02-09 | 2002-08-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-10 | 2006-02-09 | 2006-08-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-10 | 2010-02-09 | 2010-08-11 | $7700.00 | Window Closed / Lapsed |