US6001660A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Methods of forming integrated circuit capacitors using metal reflow techniques
Assignee: Samsung Electronics Co Ltd
•
Filing: 1997-11-13
•
Granted: 1999-12-14
•
Expires: 2017-11-13
Abstract
Abstract Methods of forming integrated circuit capacitors include the steps of forming an electrically insulating layer on a face of a semiconductor substrate and then patterning the electrically insulating layer to define a contact hole therein. A barrier metal layer is then formed in at least a portion of the contact hole. A lower electrode metal layer is then formed on the barrier metal layer and then planarized by reflowing the lower electrode metal layer at a temperature greater than about 650° C. in a nitrogen gas ambient, to define a lower capacitor electrode. A layer of material having a high dielectric constant is then formed on the lower capacitor electrode. An upper capacitor electrode is then formed on the dielectric layer, opposite the lower capacitor electrode. The dielectric layer may comprise Ba(Sr, Ti)O 3 , Pb(Zr, Ti)O 3 , Ta 2 O 5 , SiO 2 , SiN 3 , SrTiO 3 , PZT, SrBi 2 Ta 2 O 9 , (Pb, La)(Zr, Ti)O 3 and Bi 4 Ti 3 O 12 . According to one embodiment of the present invention, the step of patterning the electrically insulating layer comprises patterning the electrically insulating layer to define a contact hole therein that exposes the face of the semiconductor substrate. The step of forming a barrier metal layer also preferably comprises depositing a conformal barrier metal layer on sidewalls of the contact hole and on the exposed face of the substrate. The barrier metal layer may be selected from the group consisting of TiN, CoSi, TaSiN, TiSiN, TaSi, TiSi, Ta and TaN.
Inventors
- 👤 Young-soh Park
- 👤 Sang-in Lee
- 👤 Cheol-Seong Hwang
- 👤 Doo-sup Hwang
- 👤 Hag-Ju Cho
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 03:13
CPC Classifications
H; H10; H10B; H10B12/00; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/692; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/056; H10W20/059
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
118 words
A method of forming an integrated circuit capacitor, comprising the steps of: forming an electrically insulating layer on a face of a semiconductor substrate; patterning the electrically insulating layer to define a contact hole therein; forming a barrier metal layer in at least a portion of the contact hole; forming a lower electrode metal layer on the barrier metal layer; planarizing the lower electrode metal layer by reflowing the lower electrode metal layer at a temperature greater than about 650° C.; patterning the planarized lower electrode metal layer to define a lower capacitor electrode; forming a dielectric layer on the lower capacitor electrode; and forming an upper capacitor electrode on the dielectric layer, opposite the lower capacitor electrode.
Claim 2
Independent Claim
118 words
A method of forming an integrated circuit capacitor, comprising the steps of: forming an electrically insulating layer on a face of a semiconductor substrate; patterning the electrically insulating layer to define a contact hole therein; forming a barrier metal layer in at least a portion of the contact hole; forming a lower electrode metal layer on the barrier metal layer; planarizing the lower electrode metal layer by reflowing the lower electrode metal layer at a temperature greater than about 650° C.; patterning the planarized lower electrode metal layer to define a lower capacitor electrode; forming a dielectric layer on the lower capacitor electrode; and forming an upper capacitor electrode on the dielectric layer, opposite the lower capacitor electrode.
Claim 3
Dependent Claim
57 words
The method of claim 1, wherein said step of patterning the electrically insulating layer comprises patterning the electrically insulating layer to define a contact hole therein that exposes the face of the semiconductor substrate; and wherein said step of forming a barrier metal layer comprises depositing a conformal barrier metal layer on sidewalls of the contact hole.
Claim 4
Dependent Claim
26 words
The method of claim 2, wherein the barrier metal layer is selected from the group consisting of TiN, CoSi, TaSiN, TiSiN, TaSi, TiSi, Ta and TaN.
Claim 5
Dependent Claim
38 words
The method of claim 2, wherein said step of forming a barrier metal layer comprises depositing a conformal barrier metal layer on sidewalls of the contact hole and in contact with the exposed face of the semiconductor substrate.
Claim 6
Dependent Claim
28 words
The method of claim 2, wherein said step of forming a barrier metal is preceded by the step of forming a polysilicon contact plug in the contact hole.
Claim 7
Dependent Claim
32 words
The method of claim 4, wherein said step of forming a lower electrode metal layer is preceded by the step of planarizing the barrier metal layer to expose the electrically insulating layer.
Claim 8
Dependent Claim
32 words
The method of claim 5, wherein said step of forming a lower electrode metal layer is preceded by the step of planarizing the barrier metal layer to expose the electrically insulating layer.
Claim 9
Dependent Claim
60 words
The method of claim 3, wherein the dielectric layer comprises a material selected from the group consisting of Ba(Sr, Ti)O 3 , Pb(Zr, Ti)O 3 , Ta 2 O 5 , SiO 2 , SiN 3 , SrTiO 3 , PZT, SrBi 2 Ta 2 O 9 , (Pb, La)(Zr, Ti)O 3 and Bi 4 Ti 3 O 12 .
Claim 10
Dependent Claim
29 words
The method of claim 1, wherein said step of forming a barrier metal layer is preceded by the step of forming a metal silicide layer in the contact hole.
Claim 11
Dependent Claim
54 words
The method of claim 9, wherein said step of forming a lower electrode metal layer on the barrier metal layer is preceded by the step of forming a oxygen diffusion barrier layer comprising a material selected from the group consisting of Ir, Ru, RuO 2 and IrO 2 , on the barrier metal layer.
Claim 12
Dependent Claim
54 words
The method of claim 10, wherein said step of planarizing the lower electrode metal layer comprises exposing the lower electrode metal layer to an N 2 gas at a temperature in a range between about 650° C. and 900° C. and for a duration in a range between about 5 minutes and 1 hour.
Claim 13
Independent Claim
198 words
A method of forming an integrated circuit capacitor, comprising the steps of: forming an electrically insulating layer on a face of a semiconductor substrate; forming an etch barrier layer on the electrically insulating layer; patterning the etch barrier layer and electrically insulating layer to define a contact hole therein; forming an electrically conductive plug in the contact hole; depositing a barrier metal layer on the etch barrier layer and in the contact hole; etching the deposited barrier metal layer to expose the etch barrier layer and define a barrier metal plug on the electrically conductive plug; forming an etch stopper layer on the etch barrier layer; patterning the etch stopper layer to define an opening therein extending opposite the barrier metal plug; forming a lower electrode metal layer on the patterned etch stopper layer and on the barrier metal plug; planarizing the lower electrode metal layer by reflowing the lower electrode metal layer at a temperature greater than about 650° C; etching the planarized lower electrode metal layer to define a lower capacitor electrode; forming a dielectric layer on the lower capacitor electrode; and forming an upper capacitor electrode on the dielectric layer, opposite the lower capacitor electrode.
Claim 14
Independent Claim
198 words
A method of forming an integrated circuit capacitor, comprising the steps of: forming an electrically insulating layer on a face of a semiconductor substrate; forming an etch barrier layer on the electrically insulating layer; patterning the etch barrier layer and electrically insulating layer to define a contact hole therein; forming an electrically conductive plug in the contact hole; depositing a barrier metal layer on the etch barrier layer and in the contact hole; etching the deposited barrier metal layer to expose the etch barrier layer and define a barrier metal plug on the electrically conductive plug; forming an etch stopper layer on the etch barrier layer; patterning the etch stopper layer to define an opening therein extending opposite the barrier metal plug; forming a lower electrode metal layer on the patterned etch stopper layer and on the barrier metal plug; planarizing the lower electrode metal layer by reflowing the lower electrode metal layer at a temperature greater than about 650° C; etching the planarized lower electrode metal layer to define a lower capacitor electrode; forming a dielectric layer on the lower capacitor electrode; and forming an upper capacitor electrode on the dielectric layer, opposite the lower capacitor electrode.
Claim 15
Dependent Claim
31 words
The method of claim 12, wherein said step of forming a dielectric layer is preceded by the step of removing the patterned etch stopper layer to expose the etch barrier layer.
Claim 16
Dependent Claim
29 words
The method of claim 13, wherein said step of forming a dielectric layer comprises depositing a dielectric layer on the lower capacitor electrode and on the etch barrier layer.
Claim 17
Independent Claim
183 words
A method of forming an integrated circuit capacitor, comprising the steps of: forming an electrically insulating layer on a face of a semiconductor substrate; patterning the electrically insulating layer to define a contact hole therein which exposes a portion of the face; lining the contact hole with a barrier metal layer; forming an etch stopper layer on the electrically insulating layer; patterning the etch stopper layer to define an opening therein extending opposite the contact hole; forming a lower electrode metal layer on the patterned etch stopper layer and in the opening therein; planarizing the lower electrode metal layer by reflowing the lower electrode metal layer at a temperature greater than about 650° C., to fill the contact hole; etching the planarized lower electrode metal layer to define a lower capacitor electrode and expose the patterned etch stopper layer; removing the patterned etch stopper layer; etching the barrier metal layer, using the lower capacitor electrode as an etching mask; forming a dielectric layer on the lower capacitor electrode; and forming an upper capacitor electrode on the dielectric layer, opposite the lower capacitor electrode.
Claim 18
Independent Claim
183 words
A method of forming an integrated circuit capacitor, comprising the steps of: forming an electrically insulating layer on a face of a semiconductor substrate; patterning the electrically insulating layer to define a contact hole therein which exposes a portion of the face; lining the contact hole with a barrier metal layer; forming an etch stopper layer on the electrically insulating layer; patterning the etch stopper layer to define an opening therein extending opposite the contact hole; forming a lower electrode metal layer on the patterned etch stopper layer and in the opening therein; planarizing the lower electrode metal layer by reflowing the lower electrode metal layer at a temperature greater than about 650° C., to fill the contact hole; etching the planarized lower electrode metal layer to define a lower capacitor electrode and expose the patterned etch stopper layer; removing the patterned etch stopper layer; etching the barrier metal layer, using the lower capacitor electrode as an etching mask; forming a dielectric layer on the lower capacitor electrode; and forming an upper capacitor electrode on the dielectric layer, opposite the lower capacitor electrode.
Claim 19
Dependent Claim
27 words
The method of claim 15, wherein said step of lining the contact hole is preceded by the step of forming a polysilicon plug in the contact hole.
Claim 20
Dependent Claim
26 words
The method of claim 15, wherein said step of lining the contact hole comprises lining the exposed portion of the face with the barrier metal layer.
References Cited (Backward Citations)
US536920A
Cited
US4348263A
Cited
US4466177A
Cited
US5019535A
Cited
US5066615A
Cited
US5074969A
Cited
US5122477A
Cited
US5281549A
Cited
US5173170A
Cited
US5335138A
Cited
US5372974A
Cited
US5392189A
Cited
US5478772A
Cited
US5629236A
Cited
EP0697717A1
Cited
US5504041A
Cited
US5464786A
Cited
US5686760A
Cited
WO1996017381A1
Cited
US5563762A
Cited
US5696015A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-13 | 2003-06-14 | 2003-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-13 | 2007-06-14 | 2007-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-13 | 2011-06-14 | 2011-12-14 | $7700.00 | Window Closed / Lapsed |