Patent US1554147A successfully refreshed from Google Patents.
Patent US5990692A successfully refreshed from Google Patents.
US5990692A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Testing apparatus for non-packaged semiconductor chip
Assignee: Samsung Electronics Co Ltd
•
Filing: 1997-05-09
•
Granted: 1999-11-23
•
Expires: 2017-05-09
Abstract
Abstract A non-packaged semiconductor chip testing apparatus includes a lead frame having chips with a plurality of leads which are electrically isolated from the other leads, and are supported by adhesive tape and bonded to the chip via wires. The lead frame is placed on a holding plate having windows, so that the leads of the lead frame are exposed through the windows and contact test probes located under the plate. The test probes, such as pogo pins or bending leads, extend upwardly from a substrate. A base receives the substrate, with cables extending from a lower surface of the substrate passing through openings in the base, where they then connect a test board. After being pressed down by a pressing cover, the lead frame on the holding plate moves down so that the leads may contact the test probes. The pressing cover is movable up and down. Guide pins on the base are simultaneously inserted into through holes of the holding plate and lead frame, and extend into recesses in the pressing cover to ensure alignment.
Inventors
- 👤 Hwa Jin Jeong
- 👤 Young Ho Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 21:01
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2886; H; H10; H10P; H10P74/00; H10W; H10W72/00; H10W72/01; H10W72/0198
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
233 words
An apparatus for testing non-packaged semiconductor chips, comprising: a lead frame having a plurality of leads, each of said leads being electrically isolated from the leads and physically supported by electrically non-conductive adhesive tape, wherein a non-packaged semiconductor chip to be tested is bonded to each of said leads by bonding wires; a holding plate for supporting said lead frame, said holding plate having a plurality of windows centrally formed therein so that said leads of said lead frame are exposed therethrough; a substrate located below said holding plate and having a plurality of test probes on an upper surface for respective contact with each of said leads of said lead frame through said windows of said holding plate, said substrate having a plurality of cables extending from a lower surface for connecting said test probes to external test signal generating circuits; a base having a plurality of upper openings for receiving said substrate and a plurality of lower openings for passing said cables therethrough, wherein said upper openings are larger than said lower openings, whereby said substrate is inserted in said upper openings and then mounted; and a cover located above said lead frame, for pressing down on said lead frame so that said leads of said lead frame can be contacted with said test probes of said substrate, said pressing cover having at least one cavity for protecting said bonding wires.
Claim 2
Independent Claim
233 words
An apparatus for testing non-packaged semiconductor chips, comprising: a lead frame having a plurality of leads, each of said leads being electrically isolated from the leads and physically supported by electrically non-conductive adhesive tape, wherein a non-packaged semiconductor chip to be tested is bonded to each of said leads by bonding wires; a holding plate for supporting said lead frame, said holding plate having a plurality of windows centrally formed therein so that said leads of said lead frame are exposed therethrough; a substrate located below said holding plate and having a plurality of test probes on an upper surface for respective contact with each of said leads of said lead frame through said windows of said holding plate, said substrate having a plurality of cables extending from a lower surface for connecting said test probes to external test signal generating circuits; a base having a plurality of upper openings for receiving said substrate and a plurality of lower openings for passing said cables therethrough, wherein said upper openings are larger than said lower openings, whereby said substrate is inserted in said upper openings and then mounted; and a cover located above said lead frame, for pressing down on said lead frame so that said leads of said lead frame can be contacted with said test probes of said substrate, said pressing cover having at least one cavity for protecting said bonding wires.
Claim 3
Dependent Claim
32 words
The testing apparatus according to claim 1, further comprising: means for moving said pressing cover, said moving means being fixed to said pressing cover, whereby said pressing cover moves up and down.
Claim 4
Dependent Claim
50 words
The testing apparatus according to claim 2, wherein said moving means includes at least one guide member extending vertically from said base and being attached to said pressing cover, said guide member have at least one oblique slit therein, through which said pressing cover is attached to said moving means.
Claim 5
Dependent Claim
40 words
The testing apparatus according to claim 1, further comprising: at least one vertically extending guide pin on a peripheral portion of said base surrounding said upper openings, said guide pin extending through a corresponding guide hole in said lead frame.
Claim 6
Dependent Claim
21 words
The testing apparatus according to claim 4, wherein said pressing cover includes at least one recess for receiving said guide pin.
Claim 7
Dependent Claim
25 words
The testing apparatus according to claim 5, wherein said holding plate includes at least one through hole to allow said guide pin to pass therethrough.
Claim 8
Dependent Claim
29 words
The testing apparatus according to claim 1, wherein said leads of said lead frame are arranged in groups, each group of leads being bonded to the non-packaged semiconductor chip.
Claim 9
Dependent Claim
21 words
The testing apparatus according to claim 7, wherein each group of leads is electrically separated from the other groups of leads.
Claim 10
Dependent Claim
22 words
The testing apparatus according to claim 7, wherein each group of leads includes a respective pad for mounting said semiconductor chip thereon.
Claim 11
Dependent Claim
26 words
The testing apparatus according to claim 1, wherein said substrate includes a securing layer having a plurality of probe holes for respectively receiving said test probes.
Claim 12
Dependent Claim
15 words
The testing apparatus according to claim 10, wherein said test probes are resilient pogo pins.
Claim 13
Dependent Claim
15 words
The testing apparatus according to claim 1, wherein said test probes are elastic bending leads.
Claim 14
Dependent Claim
24 words
The testing apparatus according to claim 1, wherein said base includes at least one spring for resiliently joining said holding plate and said plate.
References Cited (Backward Citations)
US5006792A
Cited
US5559444A
Cited
US5844418A
Cited
US5825195A
Cited
US5548884A
Cited
US5479105A
Cited
US5633122A
Cited
US5572140A
Cited
US5705933A
Cited
US5847572A
Cited
US5721496A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-22 | 2003-05-24 | 2003-11-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-22 | 2007-05-24 | 2007-11-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-22 | 2011-05-24 | 2011-11-23 | $7700.00 | Window Closed / Lapsed |