Patent US5059326A successfully refreshed from Google Patents.
Patent US5954830A successfully refreshed from Google Patents.
US5954830A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for achieving higher performance data compression in ABIST testing by reducing the number of data outputs
Assignee: International Business Machines Corp
•
Filing: 1997-04-08
•
Granted: 1999-09-21
•
Expires: 2017-04-08
Abstract
Abstract A method and apparatus for testing circuitry, such as a memory or a logic circuit, having a plurality of outputs, includes a built-in self-testing (BIST) test state machine for generating a plurality of address outputs, a plurality of multiplexers controlled by the address outputs of the test state machine, and a testing device for testing the plurality of outputs of the circuitry based on the address outputs of the test state machine. The plurality of outputs of the circuitry are input to the plurality of multiplexers and a number of outputs tested simultaneously is less than a total number of outputs of the circuitry.
Inventors
- 👤 Luigi Ternullo, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:59
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/38; G11C29/40
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
94 words
An apparatus for testing a memory having a plurality of outputs, comprising: a built-in self-testing (BIST) test state machine for generating a plurality of address outputs; a plurality of multiplexers controlled by the address outputs of the test state machine; and means for testing the plurality of outputs of said memory based on said address outputs of said test state machine, wherein the plurality of outputs of the memory are input to the plurality of multiplexers and a number of outputs tested simultaneously is less than a total number of outputs of said memory.
Claim 2
Independent Claim
94 words
An apparatus for testing a memory having a plurality of outputs, comprising: a built-in self-testing (BIST) test state machine for generating a plurality of address outputs; a plurality of multiplexers controlled by the address outputs of the test state machine; and means for testing the plurality of outputs of said memory based on said address outputs of said test state machine, wherein the plurality of outputs of the memory are input to the plurality of multiplexers and a number of outputs tested simultaneously is less than a total number of outputs of said memory.
Claim 3
Dependent Claim
22 words
An apparatus according to claim 1, further comprising: a plurality of input latches for providing a plurality of outputs to said memory.
Claim 4
Dependent Claim
28 words
An apparatus according to claim 2, further comprising: an input multiplexer for receiving and multiplexing said plurality of outputs from said input latches with a second address output.
Claim 5
Dependent Claim
33 words
An apparatus according to claim 3, wherein said second address output comprises a 1-bit address signal, and wherein in a first mode said second address output being output by said test state machine.
Claim 6
Dependent Claim
15 words
An apparatus according to claim 1, wherein said memory comprises a translation look-aside buffer (TLB).
Claim 7
Dependent Claim
15 words
An apparatus according to claim 1, wherein said memory comprises a random access memory (RAM).
Claim 8
Dependent Claim
21 words
An apparatus according to claim 1, wherein said plurality of multiplexers include input multiplexers for providing an input to the memory.
Claim 9
Dependent Claim
22 words
An apparatus according to claim 1, wherein said plurality of multiplexers include an output multiplexer for receiving the outputs from said memory.
Claim 10
Dependent Claim
51 words
An apparatus according to claim 8, wherein said plurality of multiplexers include a test multiplexer for receiving an address output from said state machine and outputs from said output multiplexer representing outputs from said memory, said test multiplexer for reducing the number of outputs of said memory tested at a time.
Claim 11
Dependent Claim
27 words
An apparatus according to claim 9, wherein said address outputs each comprise a 3-bit address signal for controlling said test multiplexer receiving said outputs from said memory.
Claim 12
Dependent Claim
22 words
An apparatus according to claim 9, further comprising a plurality of test observation latches for receiving an output from said test multiplexer.
Claim 13
Dependent Claim
39 words
An apparatus according to claim 11, further comprising an output compression circuit for receiving outputs from said plurality of test observation latches, and providing a signal for analysis based on said outputs from said plurality of test observation latches.
Claim 14
Dependent Claim
19 words
An apparatus according to claim 12, wherein said signal from said output compression circuit comprises a fail signature signal.
Claim 15
Independent Claim
91 words
An apparatus for testing circuitry having a plurality of outputs, comprising: a test state machine built-in to said circuitry, for issuing a plurality of outputs; a plurality of multiplexers controlled by outputs from the test state machine; and means for testing the circuitry having said plurality of outputs, wherein the outputs are input to the plurality of multiplexers controlled by the test state machine with the outputs, such that a number of outputs of said circuitry tested at a time is less than a total number of outputs of said circuitry.
Claim 16
Independent Claim
91 words
An apparatus for testing circuitry having a plurality of outputs, comprising: a test state machine built-in to said circuitry, for issuing a plurality of outputs; a plurality of multiplexers controlled by outputs from the test state machine; and means for testing the circuitry having said plurality of outputs, wherein the outputs are input to the plurality of multiplexers controlled by the test state machine with the outputs, such that a number of outputs of said circuitry tested at a time is less than a total number of outputs of said circuitry.
Claim 17
Dependent Claim
15 words
An apparatus according to claim 14, wherein said memory comprises a translation look-aside buffer (TLB).
Claim 18
Dependent Claim
15 words
An apparatus according to claim 14, wherein said memory comprises a random access memory (RAM).
Claim 19
Dependent Claim
135 words
An apparatus according to claim 14, further comprising: a plurality of input latches for providing a plurality of outputs to said memory; an input multiplexer for receiving and multiplexing said plurality of outputs from said input latches with a second address output, wherein said second address output comprises a 1-bit address signal, and wherein in a first mode said second address output being output by said test state machine, wherein said plurality of multiplexers include input multiplexers for providing an input to the circuitry and an output multiplexer for receiving the outputs from said circuit, and a test multiplexer for receiving an address output from said state machine and outputs from said output multiplexer representing outputs from said circuitry, said test multiplexer for reducing the number of outputs of said circuitry tested at a time.
Claim 20
Dependent Claim
88 words
An apparatus according to claim 17, wherein said address outputs each comprise a 3-bit address signal for controlling said test multiplexer receiving said outputs from said circuitry, further comprising a plurality of test observation latches for receiving an output from said test multiplexer and an output compression circuit for receiving outputs from said plurality of test observation latches, and providing a signal for analysis based on said outputs from said plurality of test observation latches, wherein said signal from said output compression circuit comprises a fail signature signal.
Claim 21
Independent Claim
82 words
A method of testing a circuit, comprising steps of: issuing, from a test state machine, a plurality of outputs; controlling a plurality of multiplexers by outputs from the test state machine; and testing the circuit with a plurality of outputs, the outputs being input to the plurality of multiplexers controlled by the test state machine with the outputs, such that a number of outputs of said circuit tested at a time is less than a total number of outputs of said circuit.
Claim 22
Independent Claim
82 words
A method of testing a circuit, comprising steps of: issuing, from a test state machine, a plurality of outputs; controlling a plurality of multiplexers by outputs from the test state machine; and testing the circuit with a plurality of outputs, the outputs being input to the plurality of multiplexers controlled by the test state machine with the outputs, such that a number of outputs of said circuit tested at a time is less than a total number of outputs of said circuit.
Claim 23
Dependent Claim
23 words
A method according to claim 19, wherein said circuitry comprises one of a translation look-aside buffer (TLB) and a random access memory (RAM).
References Cited (Backward Citations)
JPS576491A
Cited
US4498172A
Cited
US4768196A
Cited
US4903266A
Cited
US5325367A
Cited
US5260906A
Cited
US5388104A
Cited
US5416741A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-09-20 | 2003-03-22 | 2003-09-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-09-20 | 2007-03-22 | 2007-09-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-09-20 | 2011-03-22 | 2011-09-21 | $7700.00 | Window Closed / Lapsed |