US5952718A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor devices having protruding contacts
Assignee: Panasonic Holdings Corp
•
Filing: 1997-02-24
•
Granted: 1999-09-14
•
Expires: 2017-02-24
Abstract
Abstract A semiconductor device having a protection layer covering the active layer of a semiconductor chip with an opening therein corresponding in location to a chip electrode located on the active surface of the semiconductor chip. Inside the opening a barrier layer covers the chip electrode, a diffusion barrier layer covers the barrier layer and a protruding contact protruding from the diffusion barrier layer. The protruding contact preferably comprises material whose hardness is lower than that of each of the barrier layer and chip electrode.
Inventors
- 👤 Takashi Ohtsuka
- 👤 Tetsuo Kawakita
- 👤 Kazuhiko Matsumura
- 👤 Hiroaki Fujimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 13:56
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/012; H10W72/00; H10W72/01; H10W72/019; H10W72/20; H10W72/30; H10W74/10; H10W74/15; H10W72/012; H10W72/071; H10W72/0711; H10W72/07141; H10W72/07178; H10W72/072; H10W72/073; H10W72/07331; H10W72/07337; H10W72/07338; H10W72/241; H10W72/242; H10W72/251; H10W72/252; H10W72/255; H10W72/351; H10W72/352; H10W72/353; H10W72/354; H10W72/851; H10W72/853; H10W72/856; H10W72/90; H10W72/921; H10W72/923; H10W72/951; H10W72/952; H10W90/00; H10W90/701; H10W90/721; H10W90/722; H10W90/724; H10W90/731; H10W90/732; H10W90/734
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
85 words
A semiconductor device, comprising: a protection layer covering an active surface of a semiconductor chip and having an opening corresponding to the location of a chip electrode located on the active surface of the semiconductor chip; a barrier layer covering said chip electrode, said barrier layer being bounded by said opening in the protective layer; a diffusion barrier layer covering said barrier layer, said diffusion barrier layer being bounded by said opening in the protective layer; and a protruding contact on said diffusion barrier layer.
Claim 2
Dependent Claim
85 words
A semiconductor device, comprising: a protection layer covering an active surface of a semiconductor chip and having an opening corresponding to the location of a chip electrode located on the active surface of the semiconductor chip; a barrier layer covering said chip electrode, said barrier layer being bounded by said opening in the protective layer; a diffusion barrier layer covering said barrier layer, said diffusion barrier layer being bounded by said opening in the protective layer; and a protruding contact on said diffusion barrier layer.
Claim 3
Dependent Claim
29 words
The semiconductor device of claim 1, wherein said protruding contact comprises a material whose hardness is lower than that of each of said chip electrode and said barrier layer.
Claim 4
Dependent Claim
29 words
The semiconductor device of claim 1, wherein the combined thickness of said barrier layer and said diffusion barrier layer is approximately identical to the thickness of said protection layer.
Claim 5
Dependent Claim
60 words
A semiconductor device, comprising: a first semiconductor device having a first protruding contact; and at least one of a circuit board and a second semiconductor device having a second protruding contact whose hardness is lower than the hardness of said first protruding contact, wherein at least a part of said first protruding contact is embedded in said second protruding contact.
Claim 6
Dependent Claim
60 words
A semiconductor device, comprising: a first semiconductor device having a first protruding contact; and at least one of a circuit board and a second semiconductor device having a second protruding contact whose hardness is lower than the hardness of said first protruding contact, wherein at least a part of said first protruding contact is embedded in said second protruding contact.
Claim 7
Dependent Claim
26 words
The semiconductor device of claim 4, further comprising an electrically insulating resin disposed between said first semiconductor device and said circuit board or second semiconductor device.
Claim 8
Dependent Claim
77 words
The semiconductor device of claim 4, wherein at least one of said first and second semiconductor devices comprises: a protection layer covering an active surface of a semiconductor chip, having an opening corresponding to the location of a chip electrode disposed on the active surface of said semiconductor chip; a barrier layer covering said chip electrode, said barrier layer being bounded by said opening in the protective layer; and a diffusion barrier layer covering said barrier layer.
Claim 9
Dependent Claim
22 words
The semiconductor device of claim 4, wherein said first protruding contact comprises one of Au, Pd, Pt, Cu or an alloy thereof.
Claim 10
Dependent Claim
20 words
The semiconductor device of claim 4, wherein said second protruding contact comprises one of In, Pb or an alloy thereof.
Claim 11
Dependent Claim
109 words
A semiconductor device comprising a first semiconductor device and a second semiconductor device, each of said first and second semiconductor devices, comprising: a protection layer covering an active surface of a semiconductor chip and having an opening corresponding to the location of a chip electrode located on the active surface of said semiconductor chip; a barrier layer covering said chip electrode, said barrier layer being bounded by said opening in the protective layer; and a diffusion barrier layer covering said barrier layer, wherein said diffusion barrier layer of said first semiconductor device and the diffusion barrier layer of said second semiconductor device are electrically connected by a protruding contact.
Claim 12
Dependent Claim
109 words
A semiconductor device comprising a first semiconductor device and a second semiconductor device, each of said first and second semiconductor devices, comprising: a protection layer covering an active surface of a semiconductor chip and having an opening corresponding to the location of a chip electrode located on the active surface of said semiconductor chip; a barrier layer covering said chip electrode, said barrier layer being bounded by said opening in the protective layer; and a diffusion barrier layer covering said barrier layer, wherein said diffusion barrier layer of said first semiconductor device and the diffusion barrier layer of said second semiconductor device are electrically connected by a protruding contact.
Claim 13
Dependent Claim
29 words
The semiconductor device of claim 9, wherein said protruding contact comprises a material whose hardness is lower than that of each of said chip electrode and said barrier layer.
Claim 14
Dependent Claim
19 words
The semiconductor device of claim 9, further comprising an insulating material disposed between said first and second semiconductor devices.
Claim 15
Dependent Claim
20 words
The semiconductor device of claim 11, wherein said insulating material comprises a thermosetting insulating resin mixed with a reducing agent.
Claim 16
Dependent Claim
26 words
The semiconductor device of claim 12, wherein the amount of said reducing agent in said insulating resin mix is about 40-80 volume % of said mix.
Claim 17
Dependent Claim
59 words
A semiconductor device, comprising: a first semiconductor device and at least one of a second semiconductor device and a circuit board electrically coupled together via corresponding chip electrodes; and an insulating resin layer, mixed with a reducing agent for removing oxidized substances, filling a gap between said first semiconductor device and said second semiconductor device or a circuit board.
Claim 18
Dependent Claim
59 words
A semiconductor device, comprising: a first semiconductor device and at least one of a second semiconductor device and a circuit board electrically coupled together via corresponding chip electrodes; and an insulating resin layer, mixed with a reducing agent for removing oxidized substances, filling a gap between said first semiconductor device and said second semiconductor device or a circuit board.
Claim 19
Dependent Claim
125 words
A semiconductor device, comprising: a first semiconductor device having a protection layer covering an active surface of a semiconductor chip and having an opening corresponding to the location of a chip electrode located on the active surface of said semiconductor chip; a barrier layer covering said chip electrode, said barrier layer being bounded by said opening in the protective layer; a diffusion barrier layer covering said barrier layer; a protruding contact, having a hardness lower than that of each of said chip electrode and said barrier layer, protruding from said diffusion barrier layer; a second semiconductor device having an electrode electrically coupled to said protruding contact; and an insulating resin mixed with a reducing agent for at least insulating said protruding contact and said electrode.
Claim 20
Dependent Claim
125 words
A semiconductor device, comprising: a first semiconductor device having a protection layer covering an active surface of a semiconductor chip and having an opening corresponding to the location of a chip electrode located on the active surface of said semiconductor chip; a barrier layer covering said chip electrode, said barrier layer being bounded by said opening in the protective layer; a diffusion barrier layer covering said barrier layer; a protruding contact, having a hardness lower than that of each of said chip electrode and said barrier layer, protruding from said diffusion barrier layer; a second semiconductor device having an electrode electrically coupled to said protruding contact; and an insulating resin mixed with a reducing agent for at least insulating said protruding contact and said electrode.
References Cited (Backward Citations)
JPS5779649A
Cited
JPS5988861A
Cited
JPS63152136A
Cited
EP0327996A2
Cited
US5128746A
Cited
WO1992014260A1
Cited
US5289631A
Cited
US5471092A
Cited
EP0596393A1
Cited
EP0615283A1
Cited
JPH0778848A
Cited
JPH07122591A
Cited
EP0675531A2
Cited
EP0704895A2
Cited
JPH08148495A
Cited
US5665996A
Cited
US5634268A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-09-13 | 2003-03-15 | 2003-09-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-09-13 | 2007-03-15 | 2007-09-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-09-13 | 2011-03-15 | 2011-09-14 | $7700.00 | Window Closed / Lapsed |