Patent US5920596A successfully refreshed from Google Patents.
US5920596A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for amplifying a signal using a digital processor
Assignee: Google Technology Holdings LLC
•
Filing: 1997-09-22
•
Granted: 1999-07-06
•
Expires: 2017-09-22
Abstract
Abstract An apparatus for amplifying a signal that includes a digital processor (12) producing a first digital signal (20) and a second digital signal (22), a pulse width modulator (32) receiving the first digital signal (20) and producing a pulse width modulated signal, an amplitude restoration module (37) responsive to the pulse width modulator (32), the amplitude restoration module (37) producing an amplitude envelope signal, a frequency upconverter (16) receiving the second digital signal (22) and producing a frequency modulated signal, and a power amplifier (18) responsive to the frequency upconverter and the amplitude restoration module (37). The power amplifier receives the frequency modulated signal and the amplitude envelope signal and produces an amplified output signal.
Inventors
- 👤 ShaoWei Pan
- 👤 Shay-Ping T. Wang
- 👤 Bernard E. Sigmon
- 👤 Stephen Chih-Hung Ma
- 👤 Kevin M. Laird
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 14:16
CPC Classifications
G; G06; G06J; G06J1/00
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
137 words
An apparatus for amplifying a signal, the apparatus comprising: a digital processor including a digital logarithm converter, a shifter, and a digital inverse logarithm converter wherein the digital logarithm converter, the shifter, and the digital inverse logarithm converter effect an exponentiation operation, the digital processor producing a first digital signal and a second digital signal; a pulse width modulator receiving the first digital signal and producing a pulse width modulated signal; an amplitude restoration module responsive to the pulse width modulator, the amplitude restoration module producing an amplitude envelope signal; a frequency upconverter receiving the second digital signal and producing a frequency modulated signal; and a power amplifier responsive to the frequency upconverter and the amplitude restoration module, the power amplifier receiving the frequency modulated signal and the amplitude envelope signal and producing an amplified output signal.
Claim 2
Independent Claim
137 words
An apparatus for amplifying a signal, the apparatus comprising: a digital processor including a digital logarithm converter, a shifter, and a digital inverse logarithm converter wherein the digital logarithm converter, the shifter, and the digital inverse logarithm converter effect an exponentiation operation, the digital processor producing a first digital signal and a second digital signal; a pulse width modulator receiving the first digital signal and producing a pulse width modulated signal; an amplitude restoration module responsive to the pulse width modulator, the amplitude restoration module producing an amplitude envelope signal; a frequency upconverter receiving the second digital signal and producing a frequency modulated signal; and a power amplifier responsive to the frequency upconverter and the amplitude restoration module, the power amplifier receiving the frequency modulated signal and the amplitude envelope signal and producing an amplified output signal.
Claim 3
Dependent Claim
45 words
The apparatus of claim 1, wherein the digital processor receives a baseband digital input signal having a first component and a second component and wherein the first digital signal is derived from a square of the first component and a square of the second component.
Claim 4
Dependent Claim
22 words
The apparatus of claim 2, wherein the first component is an inphase component and the second phase is a quadrature phase component.
Claim 5
Dependent Claim
14 words
The apparatus of claim 1, wherein the second signal is a time delayed signal.
Claim 6
Dependent Claim
13 words
The apparatus of claim 1, wherein the frequency modulated signal is amplitude limited.
Claim 7
Dependent Claim
16 words
The apparatus of claim 1, wherein the power amplifier comprises a class E type power amplifier.
Claim 8
Dependent Claim
23 words
The apparatus of claim 1, wherein the pulse width modulator comprises a digital pulse width modulator that is integrated into the digital processor.
Claim 9
Dependent Claim
13 words
The apparatus of claim 1, wherein the digital processor comprises a polynomial processor.
Claim 10
Dependent Claim
13 words
The apparatus of claim 1, wherein the digital processor includes a pre-distortion module.
Claim 11
Dependent Claim
23 words
The apparatus of claim 1, wherein the digital processor includes at least one of a phase lock loop and a delay lock loop.
Claim 12
Dependent Claim
25 words
The apparatus of claim 1, wherein the digital processor includes a modulator and wherein the second digital signal is an amplitude limited frequency modulated signal.
Claim 13
Dependent Claim
22 words
The apparatus of claim 1, wherein the digital processor approximates a sinusoidal function using a polynomial to produce the second digital signal.
Claim 14
Dependent Claim
25 words
The apparatus of claim 1, wherein the digital processor comprises a parallel processing device including a logarithm converter, combinatorial logic, and an inverse logarithm converter.
Claim 15
Dependent Claim
65 words
The apparatus of claim 1, wherein the digital processor comprises a summation of squares generator, a predistortion module responsive to the summation of squares generator, a cosine approximation unit responsive to the summation of squares generator, a phase lock loop, a delay lock look responsive to the phase lock loop, and a pulse width modulator responsive to the predistortion module and the delay lock loop.
Claim 16
Independent Claim
137 words
An apparatus for amplifying a signal, the apparatus comprising: a digital processor including a digital logarithm converter, a shifter, and a digital inverse logarithm converter wherein the digital logarithm converter, the shifter, and the digital inverse logarithm converter effect an exponentiation operation, the digital processor having a first digital output and a second digital output; an amplitude restoration module responsive to the first output of the digital processor, the amplitude restoration module having an amplitude signal output; a frequency upconverter responsive to the second digital output of the digital processor and having a frequency modulated output; and a power amplifier having a first input responsive to the frequency modulated output of the frequency upconverter and a second input responsive to the amplitude signal output of the amplitude restoration module, the power amplifier further comprising an amplifier output.
Claim 17
Independent Claim
137 words
An apparatus for amplifying a signal, the apparatus comprising: a digital processor including a digital logarithm converter, a shifter, and a digital inverse logarithm converter wherein the digital logarithm converter, the shifter, and the digital inverse logarithm converter effect an exponentiation operation, the digital processor having a first digital output and a second digital output; an amplitude restoration module responsive to the first output of the digital processor, the amplitude restoration module having an amplitude signal output; a frequency upconverter responsive to the second digital output of the digital processor and having a frequency modulated output; and a power amplifier having a first input responsive to the frequency modulated output of the frequency upconverter and a second input responsive to the amplitude signal output of the amplitude restoration module, the power amplifier further comprising an amplifier output.
Claim 18
Dependent Claim
30 words
The apparatus of claim 15, wherein the digital processor includes a logarithm converter, a bit shifter responsive to the logarithm converter, and an inverse logarithm converter responsive to the shifter.
Claim 19
Dependent Claim
19 words
The apparatus of claim 15, wherein the digital processor includes a predistortion estimation module and a pulse width modulator.
Claim 20
Dependent Claim
20 words
The apparatus of claim 15, wherein the digital processor includes a plurality of logarithm converters and a phase lock loop.
References Cited (Backward Citations)
US4914399A
Cited
US5247264A
Cited
US5374896A
Cited
US5510753A
Cited
US5568088A
Cited
US5535438A
Cited
US5694433A
Cited
US5633893A
Cited
US5589796A
Cited
US5699383A
Cited
US5570063A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-07-05 | 2003-01-04 | 2003-07-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-07-05 | 2007-01-04 | 2007-07-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-07-05 | 2011-01-04 | 2011-07-06 | $7700.00 | Window Closed / Lapsed |