US5918129A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of channel doping using diffusion from implanted polysilicon
Assignee: GlobalFoundries Inc
•
Filing: 1997-02-25
•
Granted: 1999-06-29
•
Expires: 2017-02-25
Abstract
Abstract A method of doping an integrated circuit device channel in a semiconductor substrate laterally enclosed by an isolation structure is disclosed. The method includes steps of forming a thin oxide layer overlying the integrated circuit device channel and the isolation structure, depositing a polysilicon blanket layer overlying the thin oxide layer, patterning a photoresist mask overlying the polysilicon blanket layer and implanting dopant impurities into the polysilicon blanket layer. The method further includes steps of diffusing the dopant impurities from the polysilicon blanket layer through the thin oxide layer into the integrated circuit device channel, removing the polysilicon blanket layer, and removing the thin oxide layer.
Inventors
- 👤 H. Jim Fulford, Jr.
- 👤 Robert Dawson
- 👤 Mark I. Gardner
- 👤 Frederick N. Hause
- 👤 Mark W. Michael
- 👤 Bradley T. Moore
- 👤 Derick J. Wristers
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 05:00
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/141; H10P32/1412; H10P32/17; H10P32/171
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
126 words
A method of doping an integrated circuit device channel in a semiconductor substrate laterally enclosed by an isolation structure, the method comprising: forming a thin oxide layer overlying the integrated circuit device channel and the isolation structure; depositing a polysilicon blanket layer overlying the thin oxide layer; patterning a photoresist mask overlying the polysilicon blanket layer, the photoresist mask being patterned in alignment with the isolation structure for uniformly doping the integrated circuit device channel; implanting dopant impurities into the polysilicon blanket layer; diffusing the dopant impurities from the polysilicon blanket layer through the thin oxide layer a controlled shallow depth and with a controlled uniform dopant concentration laterally into the integrated circuit device channel; removing the polysilicon blanket layer; and removing the thin oxide layer.
Claim 2
Independent Claim
126 words
A method of doping an integrated circuit device channel in a semiconductor substrate laterally enclosed by an isolation structure, the method comprising: forming a thin oxide layer overlying the integrated circuit device channel and the isolation structure; depositing a polysilicon blanket layer overlying the thin oxide layer; patterning a photoresist mask overlying the polysilicon blanket layer, the photoresist mask being patterned in alignment with the isolation structure for uniformly doping the integrated circuit device channel; implanting dopant impurities into the polysilicon blanket layer; diffusing the dopant impurities from the polysilicon blanket layer through the thin oxide layer a controlled shallow depth and with a controlled uniform dopant concentration laterally into the integrated circuit device channel; removing the polysilicon blanket layer; and removing the thin oxide layer.
Claim 3
Dependent Claim
19 words
A method according to claim 1 further comprising: fabricating an integrated circuit device overlying the integrated circuit device channel.
Claim 4
Dependent Claim
62 words
A method according to claim 2 wherein the fabricating operation further includes: forming a gate oxide layer overlying the integrated circuit device channel; patterning and etching a polysilicon gate overlying the gate oxide layer and the integrated circuit device channel; and implanting dopant impurities directly into the integrated circuit device channel to form source and drain regions of the integrated circuit device.
Claim 5
Dependent Claim
59 words
A method according to claim 1 further comprising: patterning the photoresist mask so that an aperture in the photoresist mask exposing the polysilicon blanket layer extends fully across the integrated circuit device channel to a position overlying the isolation structure recessed from an interface between the integrated circuit device channel and the isolation structure by a selected recess distance.
Claim 6
Dependent Claim
27 words
A method according to claim 4 further comprising: patterning the photoresist mask so that the selected recess length has a range from 0.2 μm to 0.3 μm.
Claim 7
Dependent Claim
17 words
A method according to claim 1 further comprising: forming the isolation structure as a trench oxide structure.
Claim 8
Dependent Claim
20 words
A method according to claim 1 further comprising: forming the isolation structure as a Local Oxidation of Silicon (LOCOS) structure.
Claim 9
Dependent Claim
19 words
A method according to claim 1 further comprising: implanting dopant impurities including implanting boron into the polysilicon blanket layer.
Claim 10
Dependent Claim
23 words
A method according to claim 1 further comprising: implanting dopant impurities including implanting boron fluoride (BF 2 ) into the polysilicon blanket layer.
Claim 11
Dependent Claim
145 words
A process for fabricating a semiconductor device in a semiconductor substrate comprising: defining an integrated circuit device channel in the semiconductor substrate; forming an isolation structure laterally enclosing the integrated circuit device channel; forming a thin oxide layer overlying the semiconductor substrate and extending over the integrated circuit device channel; depositing a polysilicon blanket layer overlying the thin oxide layer; patterning a photoresist mask overlying the polysilicon blanket layer in alignment with the isolation structure, the pattern being selected to uniformly dope the integrated circuit device channel; implanting dopant impurities into the polysilicon blanket layer in regions unprotected by the photoresist mask; diffusing the dopant impurities from the polysilicon blanket layer through the thin oxide layer a controlled shallow depth and with a controlled uniform dopant concentration laterally into the integrated circuit device channel; removing the polysilicon blanket layer; and removing the thin oxide layer.
Claim 12
Dependent Claim
145 words
A process for fabricating a semiconductor device in a semiconductor substrate comprising: defining an integrated circuit device channel in the semiconductor substrate; forming an isolation structure laterally enclosing the integrated circuit device channel; forming a thin oxide layer overlying the semiconductor substrate and extending over the integrated circuit device channel; depositing a polysilicon blanket layer overlying the thin oxide layer; patterning a photoresist mask overlying the polysilicon blanket layer in alignment with the isolation structure, the pattern being selected to uniformly dope the integrated circuit device channel; implanting dopant impurities into the polysilicon blanket layer in regions unprotected by the photoresist mask; diffusing the dopant impurities from the polysilicon blanket layer through the thin oxide layer a controlled shallow depth and with a controlled uniform dopant concentration laterally into the integrated circuit device channel; removing the polysilicon blanket layer; and removing the thin oxide layer.
Claim 13
Dependent Claim
19 words
A process according to claim 10 further comprising: fabricating an integrated circuit device overlying the integrated circuit device channel.
Claim 14
Dependent Claim
62 words
A process according to claim 11 wherein the fabricating operation further includes: forming a gate oxide layer overlying the integrated circuit device channel; patterning and etching a polysilicon gate overlying the gate oxide layer and the integrated circuit device channel; and implanting dopant impurities directly into the integrated circuit device channel to form source and drain regions of the integrated circuit device.
Claim 15
Dependent Claim
59 words
A process according to claim 10 further comprising: patterning the photoresist mask so that an aperture in the photoresist mask exposing the polysilicon blanket layer extends fully across the integrated circuit device channel to a position overlying the isolation structure recessed from an interface between the integrated circuit device channel and the isolation structure by a selected recess distance.
Claim 16
Dependent Claim
27 words
A process according to claim 13 further comprising: patterning the photoresist mask so that the selected recess length has a range from 0.2 μm to 0.3 μm.
Claim 17
Dependent Claim
16 words
A process according to claim 10 further comprising: forming the isolation structure a trench oxide structure.
Claim 18
Dependent Claim
19 words
A process according to claim 10 further comprising: forming the isolation structure a Local Oxidation of Silicon (LOCOS) structure.
Claim 19
Dependent Claim
19 words
A process according to claim 10 further comprising: implanting dopant impurities including implanting boron into the polysilicon blanket layer.
Claim 20
Dependent Claim
23 words
A process according to claim 10 further comprising: implanting dopant impurities including implanting boron fluoride (BF 2 ) into the polysilicon blanket layer.
References Cited (Backward Citations)
US4332076A
Cited
US5153146A
Cited
US5141895A
Cited
US5598010A
Cited
US5532188A
Cited
US5702564A
Cited
US5552996A
Cited
US5723234A
Cited
US5736442A
Cited
US5618757A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-06-28 | 2002-12-28 | 2003-06-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-06-28 | 2006-12-28 | 2007-06-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-06-28 | 2010-12-28 | 2011-06-29 | $7700.00 | Window Closed / Lapsed |